Formal analysis of HTM Spatial Pooler performance under predefined operation conditions

07/04/2016
by   M. Pietron, et al.
0

This paper introduces mathematical formalism for Spatial (SP) of Hierarchical Temporal Memory (HTM) with a spacial consideration for its hardware implementation. Performance of HTM network and its ability to learn and adjust to a problem at hand is governed by a large set of parameters. Most of parameters are codependent which makes creating efficient HTM-based solutions challenging. It requires profound knowledge of the settings and their impact on the performance of system. Consequently, this paper introduced a set of formulas which are to facilitate the design process by enhancing tedious trial-and-error method with a tool for choosing initial parameters which enable quick learning convergence. This is especially important in hardware implementations which are constrained by the limited resources of a platform. The authors focused especially on a formalism of Spatial Pooler and derive at the formulas for quality and convergence of the model. This may be considered as recipes for designing efficient HTM models for given input patterns.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
11/09/2016

Non-volatile Hierarchical Temporal Memory: Hardware for Spatial Pooling

Hierarchical Temporal Memory (HTM) is a biomimetic machine learning algo...
research
05/01/2023

Modeling and Analysis of Analog Non-Volatile Devices for Compute-In-Memory Applications

This paper introduces a novel simulation tool for analyzing and training...
research
05/21/2022

Computable Artificial General Intelligence

An artificial general intelligence (AGI), by one definition, is an agent...
research
01/26/2017

An Introduction to Classic DEVS

DEVS is a popular formalism for modelling complex dynamic systems using ...
research
06/06/2018

Addendum to "HTN Acting: A Formalism and an Algorithm"

Hierarchical Task Network (HTN) planning is a practical and efficient ap...
research
03/14/2018

Feature extraction without learning in an analog Spatial Pooler memristive-CMOS circuit design of Hierarchical Temporal Memory

Hierarchical Temporal Memory (HTM) is a neuromorphic algorithm that emul...
research
03/17/2017

Algorithm/Architecture Co-design of Proportionate-type LMS Adaptive Filters for Sparse System Identification

This paper investigates the problem of implementing proportionate-type L...

Please sign up or login with your details

Forgot password? Click here to reset