Flat ORAM: A Simplified Write-Only Oblivious RAM Construction for Secure Processors

11/04/2016
by   Syed Kamran Haider, et al.
0

Oblivious RAM (ORAM) is a cryptographic primitive which obfuscates the access patterns to a storage thereby preventing privacy leakage. So far in the current literature, only `fully functional' ORAMs are widely studied which can protect, at a cost of considerable performance penalty, against the strong adversaries who can monitor all read and write operations. However, recent research has shown that information can still be leaked even if only the write access pattern (not reads) is visible to the adversary. For such weaker adversaries, a fully functional ORAM turns out to be an overkill causing unnecessary overheads. Instead, a simple `write-only' ORAM is sufficient, and, more interestingly, is preferred as it can offer far more performance and energy efficiency than a fully functional ORAM. In this work, we present Flat ORAM: an efficient write-only ORAM scheme which outperforms the closest existing write-only ORAM called HIVE. HIVE suffers from performance bottlenecks while managing the memory occupancy information vital for correctness of the protocol. Flat ORAM resolves these bottlenecks by introducing a simple idea of Occupancy Map (OccMap) which efficiently manages the memory occupancy information resulting in far better performance. Our simulation results show that, on average, Flat ORAM only incurs a moderate slowdown of 3× over the insecure DRAM for memory intensive benchmarks among Splash2 and 1.6× for SPEC06. Compared to HIVE, Flat ORAM offers 50% performance gain on average and up to 80% energy savings.

READ FULL TEXT

page 10

page 11

research
01/03/2020

TrappeD: DRAM Trojan Designs for Information Leakage and Fault Injection Attacks

In this paper, we investigate the advanced circuit features such as word...
research
04/19/2023

Egalitarian ORAM: Wear-Leveling for ORAM

While non-volatile memories (NVMs) provide several desirable characteris...
research
10/30/2016

The Processing Using Memory Paradigm:In-DRAM Bulk Copy, Initialization, Bitwise AND and OR

In existing systems, the off-chip memory interface allows the memory con...
research
04/17/2019

InvisibleWriteRule: the sufficient condition for safely omittable write operations in concurrency control

Concurrency Control (CC) is the heart of the correctness and is the curr...
research
04/12/2018

On Using Non-Volatile Memory in Apache Lucene

Apache Lucene is a widely popular information retrieval library used to ...
research
09/21/2021

Endurance-Limited Memories: Capacity and Codes

Resistive memories, such as phase change memories and resistive random a...
research
06/18/2021

Introducing Fast and Secure Deterministic Stash Free Write Only Oblivious RAMs for Demand Paging in Keystone

Keystone is a trusted execution environment, based on RISC-V architectur...

Please sign up or login with your details

Forgot password? Click here to reset