Fast Stencil-Code Computation on a Wafer-Scale Processor

10/07/2020
by   Kamil Rocki, et al.
0

The performance of CPU-based and GPU-based systems is often low for PDE codes, where large, sparse, and often structured systems of linear equations must be solved. Iterative solvers are limited by data movement, both between caches and memory and between nodes. Here we describe the solution of such systems of equations on the Cerebras Systems CS-1, a wafer-scale processor that has the memory bandwidth and communication latency to perform well. We achieve 0.86 PFLOPS on a single wafer-scale system for the solution by BiCGStab of a linear system arising from a 7-point finite difference stencil on a 600 X 595 X 1536 mesh, achieving about one third of the machine's peak performance. We explain the system, its architecture and programming, and its performance on this problem and related problems. We discuss issues of memory capacity and floating point precision. We outline plans to extend this work towards full applications.

READ FULL TEXT

page 3

page 5

research
05/05/2021

Fixed-point iterative linear inverse solver with extended precision

Solving linear systems is a ubiquitous task in science and engineering. ...
research
09/29/2022

Wafer-Scale Fast Fourier Transforms

We have implemented fast Fourier transforms for one, two, and three-dime...
research
11/01/2020

Addressing Resiliency of In-Memory Floating Point Computation

In-memory computing (IMC) can eliminate the data movement between proces...
research
12/08/2016

An initial investigation of the performance of GPU-based swept time-space decomposition

Simulations of physical phenomena are essential to the expedient design ...
research
09/26/2020

Lossy Checkpoint Compression in Full Waveform Inversion

This paper proposes a new method that combines check-pointing methods wi...
research
08/06/2013

Intensional view of General Single Processor Operating Systems

Operating systems are currently viewed ostensively. As a result they mea...
research
05/08/2017

Out-of-Order Dataflow Scheduling for FPGA Overlays

We exploit floating-point DSPs in the Arria10 FPGA and multi-pumping fea...

Please sign up or login with your details

Forgot password? Click here to reset