Fast and Scalable Computation of the Forward and Inverse Discrete Periodic Radon Transform

12/24/2021
by   Cesar Carranza, et al.
0

The Discrete Periodic Radon Transform (DPRT) has been extensively used in applications that involve image reconstructions from projections. This manuscript introduces a fast and scalable approach for computing the forward and inverse DPRT that is based on the use of: (i) a parallel array of fixed-point adder trees, (ii) circular shift registers to remove the need for accessing external memory components when selecting the input data for the adder trees, (iii) an image block-based approach to DPRT computation that can fit the proposed architecture to available resources, and (iv) fast transpositions that are computed in one or a few clock cycles that do not depend on the size of the input image. As a result, for an N× N image (N prime), the proposed approach can compute up to N^2 additions per clock cycle. Compared to previous approaches, the scalable approach provides the fastest known implementations for different amounts of computational resources. For example, for a 251× 251 image, for approximately 25% fewer flip-flops than required for a systolic implementation, we have that the scalable DPRT is computed 36 times faster. For the fastest case, we introduce optimized architectures that can compute the DPRT and its inverse in just 2N+⌈log_2N⌉+1 and 2N+3⌈log_2N⌉+B+2 cycles respectively, where B is the number of bits used to represent each input pixel. On the other hand, the scalable DPRT approach requires more 1-bit additions than for the systolic implementation and provides a trade-off between speed and additional 1-bit additions. All of the proposed DPRT architectures were implemented in VHDL and validated using an FPGA implementation.

READ FULL TEXT

page 1

page 15

research
12/24/2021

Fast 2D Convolutions and Cross-Correlations Using Scalable Architectures

The manuscript describes fast and scalable architectures and associated ...
research
06/09/2018

FPGA Implementation of pipeline Digit-Slicing Multiplier-Less Radix 2 power of 2 DIF SDF Butterfly for Fourier Transform Structure

The need for wireless communication has driven the communication systems...
research
03/03/2023

PaReNTT: Low-Latency Parallel Residue Number System and NTT-Based Long Polynomial Modular Multiplication for Homomorphic Encryption

High-speed long polynomial multiplication is important for applications ...
research
01/28/2015

A Discrete Tchebichef Transform Approximation for Image and Video Coding

In this paper, we introduce a low-complexity approximation for the discr...
research
06/16/2017

Block-Matching Optical Flow for Dynamic Vision Sensor- Algorithm and FPGA Implementation

Rapid and low power computation of optical flow (OF) is potentially usef...
research
03/16/2016

2D Discrete Fourier Transform with Simultaneous Edge Artifact Removal for Real-Time Applications

Two-Dimensional (2D) Discrete Fourier Transform (DFT) is a basic and com...
research
10/27/2017

A Single-Channel Architecture for Algebraic Integer Based 8×8 2-D DCT Computation

An area efficient row-parallel architecture is proposed for the real-tim...

Please sign up or login with your details

Forgot password? Click here to reset