Exploring the Feasibility of Using 3D XPoint as an In-Memory Computing Accelerator

06/15/2021
by   Masoud Zabihi, et al.
0

This paper describes how 3D XPoint memory arrays can be used as in-memory computing accelerators. We first show that thresholded matrix-vector multiplication (TMVM), the fundamental computational kernel in many applications including machine learning, can be implemented within a 3D XPoint array without requiring data to leave the array for processing. Using the implementation of TMVM, we then discuss the implementation of a binary neural inference engine. We discuss the application of the core concept to address issues such as system scalability, where we connect multiple 3D XPoint arrays, and power integrity, where we analyze the parasitic effects of metal lines on noise margins. To assure power integrity within the 3D XPoint array during this implementation, we carefully analyze the parasitic effects of metal lines on the accuracy of the implementations. We quantify the impact of parasitics on limiting the size and configuration of a 3D XPoint array, and estimate the maximum acceptable size of a 3D XPoint subarray.

READ FULL TEXT

page 1

page 2

page 4

page 6

page 7

research
02/25/2020

Non-Volatile Memory Array Based Quantization- and Noise-Resilient LSTM Neural Networks

In cloud and edge computing models, it is important that compute devices...
research
01/15/2020

Awkward Arrays in Python, C++, and Numba

The Awkward Array library has been an important tool for physics analysi...
research
10/30/2021

Counting and Verifying Abelian Border Arrays of Binary Words

In this note, we consider the problem of counting and verifying abelian ...
research
10/05/2021

RASA: Efficient Register-Aware Systolic Array Matrix Engine for CPU

As AI-based applications become pervasive, CPU vendors are starting to i...
research
06/10/2020

Methodology for Realizing VMM with Binary RRAM Arrays: Experimental Demonstration of Binarized-ADALINE Using OxRAM Crossbar

In this paper, we present an efficient hardware mapping methodology for ...
research
01/27/2022

HYPERLOCK: In-Memory Hyperdimensional Encryption in Memristor Crossbar Array

We present a novel cryptography architecture based on memristor crossbar...
research
09/04/2023

Deployment of Real-Time Network Traffic Analysis using GraphBLAS Hypersparse Matrices and D4M Associative Arrays

Matrix/array analysis of networks can provide significant insight into t...

Please sign up or login with your details

Forgot password? Click here to reset