Exploration and Analysis of Combinations of Hamming Codes in 32-bit Memories

06/28/2023
by   David Freitas, et al.
0

Reducing the threshold voltage of electronic devices increases their sensitivity to electromagnetic radiation dramatically, increasing the probability of changing the memory cells' content. Designers mitigate failures using techniques such as Error Correction Codes (ECCs) to maintain information integrity. Although there are several studies of ECC usage in spatial application memories, there is still no consensus in choosing the type of ECC as well as its organization in memory. This work analyzes some configurations of the Hamming codes applied to 32-bit memories in order to use these memories in spatial applications. This work proposes the use of three types of Hamming codes: Ham(31,26), Ham(15,11), and Ham(7,4), as well as combinations of these codes. We employed 36 error patterns, ranging from one to four bit-flips, to analyze these codes. The experimental results show that the Ham(31,26) configuration, containing five bits of redundancy, obtained the highest rate of simple error correction, almost 97%, with double, triple, and quadruple error correction rates being 78.7%, 63.4%, and 31.4%, respectively. While an ECC configuration encompassed four Ham(7.4), which uses twelve bits of redundancy, only fixes 87.5% of simple errors.

READ FULL TEXT

page 1

page 3

page 4

page 5

research
07/30/2023

Implementation of Fast and Power Efficient SEC-DAEC and SEC-DAEC-TAEC Codecs on FPGA

The reliability of memory devices is affected by radiation induced soft ...
research
11/07/2019

Error Correction for Partially Stuck Memory Cells

We present code constructions for masking u partially stuck memory cells...
research
10/15/2019

Machine Learning for Error Correction with Natural Redundancy

The persistent storage of big data requires advanced error correction sc...
research
11/09/2018

Representation-Oblivious Error Correction by Natural Redundancy

Storage systems have a strong need for substantially improving their err...
research
08/12/2019

Implementing Binarized Neural Networks with Magnetoresistive RAM without Error Correction

One of the most exciting applications of Spin Torque Magnetoresistive Ra...
research
05/13/2022

Codes for Preventing Zeros at Partially Defect Memory Positions

This work deals with error correction for non-volatile memories that are...

Please sign up or login with your details

Forgot password? Click here to reset