Expanding a robot's life: Low power object recognition via FPGA-based DCNN deployment

FPGAs are commonly used to accelerate domain-specific algorithmic implementations, as they can achieve impressive performance boosts, are reprogrammable and exhibit minimal power consumption. In this work, the SqueezeNet DCNN is accelerated using an SoC FPGA in order for the offered object recognition resource to be employed in a robotic application. Experiments are conducted to investigate the performance and power consumption of the implementation in comparison to deployment on other widely-used computational systems.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
01/30/2017

Accurate Measurement of Power Consumption Overhead During FPGA Dynamic Partial Reconfiguration

In the context of embedded systems design, two important challenges are ...
research
02/04/2014

LWRP: Low Power Consumption Weighting Replacement Policy using Buffer Memory

As the performance gap between memory and processors has increased, then...
research
12/17/2021

Adaptive Subsampling for ROI-based Visual Tracking: Algorithms and FPGA Implementation

There is tremendous scope for improving the energy efficiency of embedde...
research
01/31/2020

Automatic Generation of Application-Specific FPGA Overlays with RapidWright

Overlay architectures implemented on FPGA devices have been proposed as ...
research
04/11/2023

Towards Power Characterization of FPGA Architectures To Enable Open-Source Power Estimation Using Micro-Benchmarks

While in the past decade there has been significant progress in open-sou...
research
04/20/2022

MashUp: Scaling TCAM-based IP Lookup to Larger Databases by Tiling Trees

Ternary content addressable memories (TCAMs) are commonly used to implem...
research
12/03/2016

Deep Learning with Energy-efficient Binary Gradient Cameras

Power consumption is a critical factor for the deployment of embedded co...

Please sign up or login with your details

Forgot password? Click here to reset