Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures

01/27/2019
by   Di Gao, et al.
0

Computing-in-Memory (CiM) architectures aim to reduce costly data transfers by performing arithmetic and logic operations in memory and hence relieve the pressure due to the memory wall. However, determining whether a given workload can really benefit from CiM, which memory hierarchy and what device technology should be adopted by a CiM architecture requires in-depth study that is not only time consuming but also demands significant expertise in architectures and compilers. This paper presents an energy evaluation framework, Eva-CiM, for systems based on CiM architectures. Eva-CiM encompasses a multi-level (from device to architecture) comprehensive tool chain by leveraging existing modeling and simulation tools such as GEM5, McPAT [2] and DESTINY [3]. To support high-confidence prediction, rapid design space exploration and ease of use, Eva-CiM introduces several novel modeling/analysis approaches including models for capturing memory access and dependency-aware ISA traces, and for quantifying interactions between the host CPU and CiM modules. Eva-CiM can readily produce energy estimates of the entire system for a given program, a processor architecture, and the CiM array and technology specifications. Eva-CiM is validated by comparing with DESTINY [3] and [4], and enables findings including practical contributions from CiM-supported accesses, CiM-sensitive benchmarking as well as the pros and cons of increased memory size for CiM. Eva-CiM also enables exploration over different configurations and device technologies, showing 1.3-6.0X energy improvement for SRAM and 2.0-7.9X for FeFET-RAM, respectively.

READ FULL TEXT
research
01/27/2019

Eva-CiM: A System-Level Energy Evaluation Framework for Computing-in-Memory Architectures

Computing-in-Memory (CiM) architectures aim to reduce costly data transf...
research
05/29/2022

Making Real Memristive Processing-in-Memory Faster and Reliable

Memristive technologies are attractive candidates to replace conventiona...
research
10/31/2019

Device-Circuit-Architecture Co-Exploration for Computing-in-Memory Neural Accelerators

Co-exploration of neural architectures and hardware design is promising ...
research
06/18/2021

Application-driven Design Exploration for Dense Ferroelectric Embedded Non-volatile Memories

The memory wall bottleneck is a key challenge across many data-intensive...
research
07/13/2023

An Exploration of the Impact of Mapping Style and Device Roadmap on Simulated ReRAM Architectures for Neuromorphic Computing

This paper investigates the relationship between mapping style and devic...
research
12/03/2019

Spin-Orbit-Torque-based Devices, Circuits and Architectures

Spintronics, the use of spin of an electron instead of its charge, has r...
research
08/06/2022

MetaEmu: An Architecture Agnostic Rehosting Framework for Automotive Firmware

In this paper we present MetaEmu, an architecture-agnostic emulator synt...

Please sign up or login with your details

Forgot password? Click here to reset