Estimating the Circuit Deobfuscating Runtime based on Graph Deep Learning

02/14/2019
by   Zhiqian Chen, et al.
0

Circuit obfuscation is a recently proposed defense mechanism to protect digital integrated circuits (ICs) from reverse engineering by using camouflaged gates i.e., logic gates whose functionality cannot be precisely determined by the attacker. There have been effective schemes such as satisfiability-checking (SAT)-based attacks that can potentially decrypt obfuscated circuits, called deobfuscation. Deobfuscation runtime could have a large span ranging from few milliseconds to thousands of years or more, depending on the number and layouts of the ICs and camouflaged gates. And hence accurately pre-estimating the deobfuscation runtime is highly crucial for the defenders to maximize it and optimize their defense. However, estimating the deobfuscation runtime is a challenging task due to 1) the complexity and heterogeneity of graph-structured circuit, 2) the unknown and sophisticated mechanisms of the attackers for deobfuscation. To address the above mentioned challenges, this work proposes the first machine-learning framework that predicts the deobfuscation runtime based on graph deep learning techniques. Specifically, we design a new model, ICNet with new input and convolution layers to characterize and extract graph frequencies from ICs, which are then integrated by heterogeneous deep fully-connected layers to obtain final output. ICNet is an end-to-end framework which can automatically extract the determinant features for deobfuscation runtime. Extensive experiments demonstrate its effectiveness and efficiency.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
10/28/2017

Reverse Engineering Camouflaged Sequential Integrated Circuits Without Scan Access

Integrated circuit (IC) camouflaging is a promising technique to protect...
research
01/25/2021

ProbLock: Probability-based Logic Locking

Integrated circuit (IC) piracy and overproduction are serious issues tha...
research
02/24/2018

SAT-based Reverse Engineering of Gate-Level Schematics using Fault Injection and Probing

Gate camouflaging is a known security enhancement technique that tries t...
research
10/21/2021

CAPTIVE: Constrained Adversarial Perturbations to Thwart IC Reverse Engineering

Reverse engineering (RE) in Integrated Circuits (IC) is a process in whi...
research
09/11/2023

Circuit complexity and functionality: a thermodynamic perspective

We explore a link between complexity and physics for circuits of given f...
research
03/23/2022

CRGC – A Practical Framework for Constructing Reusable Garbled Circuits

In this work, we introduce two schemes to construct reusable garbled cir...
research
09/27/2021

Numerical model for 32-bit magnonic ripple carry adder

In CMOS-based electronics, the most straightforward way to implement a s...

Please sign up or login with your details

Forgot password? Click here to reset