ERSFQ 8-bit Parallel Arithmetic Logic Unit

02/14/2019
by   A. F. Kirichenko, et al.
0

We have designed and tested a parallel 8-bit ERSFQ arithmetic logic unit (ALU). The ALU design employs wave-pipelined instruction execution and features modular bit-slice architecture that is easily extendable to any number of bits and adaptable to current recycling. A carry signal synchronized with an asynchronous instruction propagation provides the wave-pipeline operation of the ALU. The ALU instruction set consists of 14 arithmetical and logical instructions. It has been designed and simulated for operation up to a 10 GHz clock rate at the 10-kA/cm2 fabrication process. The ALU is embedded into a shift-register-based high-frequency testbed with on-chip clock generator to allow for comprehensive high frequency testing for all possible operands. The 8-bit ERSFQ ALU, comprising 6840 Josephson junctions, has been fabricated with MIT Lincoln Lab 10-kA/cm2 SFQ5ee fabrication process featuring eight Nb wiring layers and a high-kinetic inductance layer needed for ERSFQ technology. We evaluated the bias margins for all instructions and various operands at both low and high frequency clock. At low frequency, clock and all instruction propagation through ALU were observed with bias margins of +/-11 respectively. Also at low speed, the ALU exhibited correct functionality for all arithmetical and logical instructions with +/-6 the 8-bit ALU for all instructions up to 2.8 GHz clock frequency.

READ FULL TEXT

page 3

page 4

page 6

research
11/08/2022

Microprocessor Design with Dynamic Clock Source and Multi-Width Instructions

This paper introduces a novel 32-bit microprocessor, based on the RISC-V...
research
02/14/2019

ERSFQ 8-bit Parallel Binary Shifter for Energy-Efficient Superconducting CPU

We have designed and tested a parallel 8-bit ERSFQ binary shifter that i...
research
06/01/2018

A programmable clock generator for automatic Quality Assurance of LOCx2

The upgrade of ATLAS Liquid Argon Calorimeter (LAr) Phase-1 trigger requ...
research
05/06/2018

LECTOR Based Clock Gating for Low Power Multi-Stage Flip Flop Applications

Power dissipation in integrated circuits is one of the major concerns to...
research
06/12/2020

A Unified Learning Platform for Dynamic Frequency Scaling in Pipelined Processors

A machine learning (ML) design framework is proposed for dynamically adj...
research
07/02/2020

A Machine Learning Pipeline Stage for Adaptive Frequency Adjustment

A machine learning (ML) design framework is proposed for adaptively adju...
research
01/29/2020

qBSA: Logic Design of a 32-bit Block-Skewed RSFQ Arithmetic Logic Unit

Single flux quantum (SFQ) circuits are an attractive beyond-CMOS technol...

Please sign up or login with your details

Forgot password? Click here to reset