Engineer the Channel and Adapt to it: Enabling Wireless Intra-Chip Communication

12/23/2018
by   Xavier Timoneda, et al.
0

Ubiquitous multicore processors nowadays rely on an integrated packet-switched network for cores to exchange and share data. The performance of these intra-chip networks is a key determinant of the processor speed and, at high core counts, becomes an important bottleneck due to scalability issues. To address this, several works propose the use of mm-wave wireless interconnects for intra-chip communication and demonstrate that, thanks to their low-latency broadcast and system-level flexibility, this new paradigm could break the scalability barriers of current multicore architectures. However, these same works assume 10+ Gb/s speeds and efficiencies close to 1 pJ/bit without a proper understanding on the wireless intra-chip channel. This paper first demonstrates that such assumptions are far from realistic by evaluating losses and dispersion in commercial chips. Then, we leverage the system's monolithic nature to engineer the channel, this is, to optimize its frequency response by carefully choosing the chip package dimensions. Finally, we exploit the static nature of the channel to adapt to it, pushing efficiency-speed limits with simple tweaks at the physical layer. Our methods reduce losses by 47 dB and dispersion by 7.3x, enabling intra-chip wireless communications over 10 Gb/s and only 1.9 dB away from the dispersion-free case.

READ FULL TEXT
research
06/12/2019

Data Conversion in Area-Constrained Applications: the Wireless Network-on-Chip Case

Network-on-Chip (NoC) is currently the paradigm of choice to interconnec...
research
09/07/2021

Smart On-Chip Electromagnetic Environment

We introduce the concept of smart radio environments, currently extensiv...
research
06/16/2018

Medium Access Control in Wireless Network-on-Chip: A Context Analysis

Wireless on-chip communication is a promising candidate to address the p...
research
07/19/2023

Exploration of Time Reversal for Wireless Communications within Computing Packages

Wireless Network-on-Chip (WNoC) is a promising paradigm to overcome the ...
research
11/08/2020

Graphene-based Wireless Agile Interconnects for Massive Heterogeneous Multi-chip Processors

The main design principles in computer architecture have recently shifte...
research
05/22/2022

Wireless On-Chip Communications for Scalable In-memory Hyperdimensional Computing

Hyperdimensional computing (HDC) is an emerging computing paradigm that ...

Please sign up or login with your details

Forgot password? Click here to reset