Energy-efficiency evaluation of Intel KNL for HPC workloads

04/05/2018
by   E. Calore, et al.
0

Energy consumption is increasingly becoming a limiting factor to the design of faster large-scale parallel systems, and development of energy-efficient and energy-aware applications is today a relevant issue for HPC code-developer communities. In this work we focus on energy performance of the Knights Landing (KNL) Xeon Phi, the latest many-core architecture processor introduced by Intel into the HPC market. We take into account the 64-core Xeon Phi 7230, and analyze its energy performance using both the on-chip MCDRAM and the regular DDR4 system memory as main storage for the application data-domain. As a benchmark application we use a Lattice Boltzmann code heavily optimized for this architecture and implemented using different memory data layouts to store its lattice. We assessthen the energy consumption using different memory data-layouts, kind of memory (DDR4 or MCDRAM) and number of threads per core.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
07/09/2020

Performance and energy consumption of HPC workloads on a cluster based on Arm ThunderX2 CPU

In this paper, we analyze the performance and energy consumption of an A...
research
04/05/2018

Early Experience on Using Knights Landing Processors for Lattice Boltzmann Applications

The Knights Landing (KNL) is the codename for the latest generation of I...
research
05/15/2021

Comparison of HPC Architectures for Computing All-Pairs Shortest Paths. Intel Xeon Phi KNL vs NVIDIA Pascal

Today, one of the main challenges for high-performance computing systems...
research
04/03/2023

Energy Consumption Evaluation of Optane DC Persistent Memory for Indexing Data Structures

The Intel Optane DC Persistent Memory (DCPM) is an attractive novel tech...
research
06/13/2018

Pricing Schemes for Energy-Efficient HPC Systems: Design and Exploration

Energy efficiency is of paramount importance for the sustainability of H...
research
06/26/2019

Q-Learning Inspired Self-Tuning for Energy Efficiency in HPC

System self-tuning is a crucial task to lower the energy consumption of ...
research
12/23/2019

Simulating collective neutrinos oscillations on the Intel Many Integrated Core (MIC) architecture

We evaluate the second-generation Intel Xeon Phi coprocessor based on th...

Please sign up or login with your details

Forgot password? Click here to reset