Elastic Silicon Interconnects: Abstracting Communication in Accelerator Design

11/12/2021
by   John Demme, et al.
0

Communication is an important part of accelerator design, though it is under researched and under developed. Today, designers often face relatively low-level communication tools requiring them to design straightforward but error-prone plumbing. In this paper, we argue that raising the level of abstraction could yield correctness, productivity, and performance benefits not only for RTL-level designers but also for high level language developers.

READ FULL TEXT

page 1

page 2

page 3

research
12/18/2019

COSMOS: Coordination of High-Level Synthesis and Memory Optimization for Hardware Accelerators

Hardware accelerators are key to the efficiency and performance of syste...
research
11/29/2018

Inviwo - A Visualization System with Usage Abstraction Levels

The complexity of today's visualization applications demands specific vi...
research
04/09/2020

Predictable Accelerator Design with Time-Sensitive Affine Types

Field-programmable gate arrays (FPGAs) provide an opportunity to co-desi...
research
08/31/2020

Architectural Analysis of FPGA Technology Impact

The use of high-level languages for designing hardware is gaining popula...
research
10/14/2020

Effective Algorithm-Accelerator Co-design for AI Solutions on Edge Devices

High quality AI solutions require joint optimization of AI algorithms, s...
research
09/07/2019

Elastic Remote Methods

For distributed applications to take full advantage of cloud computing s...
research
08/27/2015

Automatic Nested Loop Acceleration on FPGAs Using Soft CGRA Overlay

Offloading compute intensive nested loops to execute on FPGA accelerator...

Please sign up or login with your details

Forgot password? Click here to reset