eGPU: A 750 MHz Class Soft GPGPU for FPGA

07/17/2023
by   Martin Langhammer, et al.
0

This paper introduces the eGPU, a SIMT soft processor designed for FPGAs. Soft processors typically achieve modest operating frequencies, a fraction of the headline performance claimed by modern FPGA families, and obtain correspondingly modest performance results. We propose a GPGPU architecture structured specifically to take advantage of both the soft logic and embedded features of the FPGA. We also consider the physical location of the embedded memories and DSP Blocks relative to the location and number of soft logic elements in order to have a design with balanced resources. Our goal is to create a high performance soft processor able to implement complex portions of FPGA system designs, such as the linear solvers commonly used in wireless systems, through push-button compilation from software. The eGPU architecture is a streaming multiprocessor (SM) machine with 512 threads. Each SM contains 16 scalar processors (SP). Both IEEE754 FP32 and INT32 integer arithmetic are supported. We demonstrate a single SM eGPU in an Intel Agilex device, requiring 5600 ALMs and 24 DSP Blocks, which closes timing at over 770 MHz from a completely unconstrained compile. Multiple eGPUs can also be tightly packed together into a single Agilex FPGA logic region, with minimal speed penalty.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
03/18/2018

Towards an Area-Efficient Implementation of a High ILP EDGE Soft Processor

In-order scalar RISC architectures have been the dominant paradigm in FP...
research
06/21/2016

Soft GPGPUs for Embedded FPGAs: An Architectural Evaluation

We present a customizable soft architecture which allows for the executi...
research
03/23/2020

A distributed memory, local configuration technique for re-configurable logic designs

The use and location of memory in integrated circuits plays a key factor...
research
05/08/2017

Out-of-Order Dataflow Scheduling for FPGA Overlays

We exploit floating-point DSPs in the Arria10 FPGA and multi-pumping fea...
research
08/26/2019

Cyclic Sequence Generators as Program Counters for High-Speed FPGA-based Processors

This paper compares the performance of conventional radix-2 program coun...
research
03/07/2023

Word-Level Structure Identification In FPGA Designs Using Cell Proximity Information

Reverse engineering of FPGA based designs from the flattened LUT level n...
research
02/08/2022

Tube-Balloon Logic for the Exploration of Fluidic Control Elements

The control of pneumatically driven soft robots typically requires elect...

Please sign up or login with your details

Forgot password? Click here to reset