Efficient reconfigurable regions management method for adaptive and dynamic FPGA based systems

03/08/2018
by   Marwa Hannachi, et al.
0

Adaptive systems based on field programmable gate array (FPGA) architectures can greatly benefi t fro m th e high degree of flexibility offered by dynamic partial reconfiguration (DPR). By using this technique, hardware tasks can be loaded and reloaded on demand depending on the system requirements. In this paper, we propose to use the DPR for dynamic and adaptive implementation of a video cut detection application based on the MPEG-7 color structure descriptor (CSD). In the proposed implementation, different scenarios have been tested. Depending on the application and the system requirements, the CSD module can be loaded at any time with variable module size (corresponding to different version of the CSD) and allocated in different possible reconfigurable regions. Such implementation entails many problems related to communication, relocation and reconfigurable region management. We will demonstrate how we have made this implementation successful through the use of an appropriate design method. This method was proposed to support the management of variable-size hardware tasks on DPR FPGAs based adaptive systems. It permits to efficiently handle the reconfigurable area and to relocate the reconfigurable modules in different possible regions. The implementation results for the considered application show an important optimization in terms of configuration time (until 66 memory storage (until 87 rate (until 90

READ FULL TEXT

page 1

page 2

page 4

page 5

page 6

page 7

page 10

page 13

research
08/28/2015

Virtualization Architecture for NoC-based Reconfigurable Systems

We propose a virtualization architecture for NoC-based reconfigurable sy...
research
09/29/2016

An Efficient Framework for Floor-plan Prediction of Dynamic Runtime Reconfigurable Systems

Several embedded application domains for reconfigurable systems tend to ...
research
03/10/2018

Integrated Optimization of Partitioning, Scheduling and Floorplanning for Partially Dynamically Reconfigurable Systems

Confronted with the challenge of high performance for applications and t...
research
04/24/2019

Efficient FPGA Floorplanning for Partial Reconfiguration-Based Applications

Partial Reconfiguration (PR) is a technique that allows reconfiguring th...
research
09/28/2018

Improving Reliability, Security, and Efficiency of Reconfigurable Hardware Systems

In this treatise, my research on methods to improve efficiency, reliabil...
research
09/15/2016

FPGA Implementation of High Speed Reconfigurable Filter Bank for Multi-standard Wireless Communication Receivers

In next generation wireless communication system, wireless transceivers ...
research
04/09/2019

GPS-Based Vehicle Tracking System-on-Chip

Modern powerful reconfigurable systems are suited in the implementation ...

Please sign up or login with your details

Forgot password? Click here to reset