Efficient Edge Detection on Low-Cost FPGAs

12/01/2015

∙

Improving the efficiency of edge detection in embedded applications, such as UAV control, is critical for reducing system cost and power dissipation. Field programmable gate arrays (FPGA) are a good platform for making improvements because of their specialised internal structure. However, current FPGA edge detectors do not exploit this structure well. A new edge detection architecture is proposed that is better optimised for FPGAs. The basis of the architecture is the Sobel edge kernels that are shown to be the most suitable because of their separability and absence of multiplications. Edge intensities are calculated with a new 4:2 compressor that consists of two custom-designed 3:2 compressors. Addition speed is increased by breaking carry propagation chains with look-ahead logic. Testing of the design showed it gives a 28 speed and 4.4 demonstrated that it will lower the cost of edge detection systems, dissipate less power and still maintain high-speed control.

READ FULL TEXT

Efficient Edge Detection on Low-Cost FPGAs

Efficient logic architecture in training gradient boosting decision tree for high-performance and edge computing

Binarized P-Network: Deep Reinforcement Learning of Robot Control from Raw Images on FPGA

A Flexible FPGA-Based ISA Configurable SoC platform

Accelerating ODE-Based Neural Networks on Low-Cost FPGAs

FINED: Fast Inference Network for Edge Detection

DRAB-LOCUS: An Area-Efficient AES Architecture for Hardware Accelerator Co-Location on FPGAs

High-Performance Spectral Element Methods on Field-Programmable Gate Arrays

Efficient Edge Detection on Low-Cost FPGAs

Related Research

Efficient logic architecture in training gradient boosting decision tree for high-performance and edge computing

Binarized P-Network: Deep Reinforcement Learning of Robot Control from Raw Images on FPGA

A Flexible FPGA-Based ISA Configurable SoC platform

Accelerating ODE-Based Neural Networks on Low-Cost FPGAs

FINED: Fast Inference Network for Edge Detection

DRAB-LOCUS: An Area-Efficient AES Architecture for Hardware Accelerator Co-Location on FPGAs

High-Performance Spectral Element Methods on Field-Programmable Gate Arrays