Efficient Calling Conventions for Irregular Architectures

12/02/2021
by   Philipp K. Krause, et al.
0

We empirically evaluated thousands of different C calling conventions for irregular microcontroller architectures, and found potential for improvement over the calling conventions previously used in the Small Device C Compiler (SDCC). The improvements in code size and speed are substantial enough that SDCC made changes to its default calling convention, breaking ABI compatibility.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
07/14/2020

Irregular Accesses Reorder Unit: Improving GPGPU Memory Coalescing for Graph-Based Workloads

GPGPU architectures have become established as the dominant parallelizat...
research
09/02/2022

Performance of the Vipera framework for DSLs on micro-core architectures

Vipera provides a compiler and runtime framework for implementing dynami...
research
10/09/2020

C for a tiny system

We have implemented support for Padauk microcontrollers, tiny 8-Bit devi...
research
08/13/2020

Strategies for Efficient Executions of Irregular Message-Driven Parallel Applications on GPU Systems

Message-driven executions with over-decomposition of tasks constitute an...
research
03/23/2021

Unleashing the Hidden Power of Compiler Optimization on Binary Code Difference: An Empirical Study

Since compiler optimization is the most common source contributing to bi...
research
06/06/2018

Improving Performance Models for Irregular Point-to-Point Communication

Parallel applications are often unable to take full advantage of emergin...
research
03/10/2020

Revisiting the distributions of the physical characteristics of Jupiter's irregular moons

As the identified number of Jupiter's moons has skyrocketed to 79, some ...

Please sign up or login with your details

Forgot password? Click here to reset