Effective Cache Apportioning for Performance Isolation Under Compiler Guidance

02/18/2021
by   Bodhisatwa Chatterjee, et al.
0

With a growing number of cores per socket in modern data-centers where multi-tenancy of a diverse set of applications must be efficiently supported, effective sharing of the last level cache is a very important problem. This is challenging because modern workloads exhibit dynamic phase behavior - their cache requirements sensitivity vary across different execution points. To tackle this problem, we propose Com-CAS, a compiler-guided cache apportioning system that provides smart cache allocation to co-executing applications in a system. The front-end of Com-CAS is primarily a compiler-framework equipped with learning mechanisms to predict cache requirements, while the backend consists of an allocation framework with a pro-active scheduler that apportions cache dynamically to co-executing applications. Our system improved average throughput by 21 application execution time degradation within 15

READ FULL TEXT
research
04/19/2019

Energy-Efficient Runtime Adaptable L1 STT-RAM Cache Design

Much research has shown that applications have variable runtime cache re...
research
03/11/2021

Compiler-Guided Throughput Scheduling for Many-core Machines

Modern ARM-based servers such as ThunderX and ThunderX2 offer a tremendo...
research
08/08/2019

Energy and Performance Analysis of STTRAM Caches for Mobile Applications

Spin-Transfer Torque RAMs (STTRAMs) have been shown to offer much promis...
research
03/08/2020

A Compiler Assisted Scheduler for Detecting and Mitigating Cache-Based Side Channel Attacks

Detection and mitigation of side-channel attacks is a very important pro...
research
07/09/2018

CANAL: A Cache Timing Analysis Framework via LLVM Transformation

A unified modeling framework for non-functional properties of a program ...
research
06/15/2020

Addressing Variability in Reuse Prediction for Last-Level Caches

Last-Level Cache (LLC) represents the bulk of a modern CPU processor's t...
research
06/23/2022

INTERPLAY: An Intelligent Model for Predicting Performance Degradation due to Multi-cache Way-disabling

Modern and future processors need to remain functionally correct in the ...

Please sign up or login with your details

Forgot password? Click here to reset