Dynamic Dependability Analysis of Shuffle-exchange Networks using HOL Theorem Proving

10/24/2019
by   Yassmeen Elderhalli, et al.
0

Dynamic dependability models, such as dynamic fault trees (DFTs) and dynamic reliability block diagrams (DRBDs), are introduced to overcome the modeling limitations of traditional models. Recently, higher-order logic (HOL) formalizations of both models have been conducted, which allow the analysis of these models formally, within a theorem prover. In this report, we provide the formal dynamic dependability analysis of shuffle-exchange networks, which are multistage interconnection networks that are commonly used in multiprocessor systems. We use DFTs and DRBDs to model the terminal, broadcast and network reliability with dynamic spare gates and constructs in several generic versions. We verify generic expressions of probability of failure and reliability of these systems, which can be instantiated with any number of system components and failure rates to reason about the failure behavior of these networks.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
08/06/2019

A Formally Verified HOL Algebra for Dynamic Reliability Block Diagrams

Dynamic reliability block diagrams (DRBDs) are introduced to overcome th...
research
10/20/2019

Integrating DFT and DRBD Formalizations in HOL4

Dynamic Fault Trees (DFT) and Dynamic Reliability Block Diagrams (DRBD) ...
research
05/08/2015

Towards Formal Fault Tree Analysis using Theorem Proving

Fault Tree Analysis (FTA) is a dependability analysis technique that has...
research
12/24/2021

Towards the Formal Performance Analysis of Multistate Coherent Systems using HOL Theorem Proving

Many practical engineering systems and their components have multiple pe...
research
07/24/2018

Formal Probabilistic Analysis of Dynamic Fault Trees in HOL4

Dynamic Fault Trees (DFTs) is a widely used failure modeling technique t...
research
04/29/2020

A Formally Verified HOL4 Algebra for Event Trees

Event Tree (ET) analysis is widely used as a forward deductive safety an...
research
01/18/2020

FASiM: A Framework for Automatic Formal Analysis of Simulink Models of Linear Analog Circuits

Simulink is a graphical environment that is widely adapted for the model...

Please sign up or login with your details

Forgot password? Click here to reset