Deterministic Real-time Thread Scheduling

04/12/2011
by   Heechul Yun, et al.
0

Race condition is a timing sensitive problem. A significant source of timing variation comes from nondeterministic hardware interactions such as cache misses. While data race detectors and model checkers can check races, the enormous state space of complex software makes it difficult to identify all of the races and those residual implementation errors still remain a big challenge. In this paper, we propose deterministic real-time scheduling methods to address scheduling nondeterminism in uniprocessor systems. The main idea is to use timing insensitive deterministic events, e.g, an instruction counter, in conjunction with a real-time clock to schedule threads. By introducing the concept of Worst Case Executable Instructions (WCEI), we guarantee both determinism and real-time performance.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
12/16/2013

Cache-aware static scheduling for hard real-time multicore systems based on communication affinities

The growing need for continuous processing capabilities has led to the d...
research
11/18/2019

TaskShuffler++: Real-Time Schedule Randomization for Reducing Worst-Case Vulnerability to Timing Inference Attacks

This paper presents a schedule randomization algorithm that reduces the ...
research
07/17/2017

Deterministic Memory Abstraction and Supporting Cache Architecture for Real-Time Systems

Poor timing predictability of multicore processors has been a long-stand...
research
07/17/2017

Deterministic Memory Abstraction and Supporting Multicore System Architecture

Poor timing predictability of multicore processors has been a long-stand...
research
02/26/2020

A Disk Scheduling Algorithm Based on ANT Colony Optimization

Audio, animations and video belong to a class of data known as delay sen...
research
09/06/2021

Analysis of Dampers in Time-Sensitive Networks with Non-ideal Clocks

Dampers are devices that reduce delay jitter in the context of time-sens...
research
10/03/2022

SDC-based Resource Constrained Scheduling for Quantum Control Architectures

Instruction scheduling is a key transformation in backend compilers that...

Please sign up or login with your details

Forgot password? Click here to reset