Design of TDC ASIC based on Temperature Compensation

06/26/2018
by   Yichao Ma, et al.
0

.On the basis of requirement of CSNS, we designed a TDC chip with temperature compensation function in this paper, which employed TSMC 180nm process. Using delay unit bufx8 as the major method, delay lines in each level delayed input signal line through the bufx8 unit to realize fundamental measurement function. The time intervals of two fixed delay standard pulses did not change with temperature variation via intra-chip phase-locked loop. After that, the two standard pulses were sent to TDC internal delay line and measured their values. Then the measured values and standard values were compared. According to the result of comparing and decision switch, the structure of delay lines was reconstructed and their levels were recorded at the same time. We could ensure that the total length of the effective delay line were close to clock cycle as much as possible under the current temperature. The chip was tested after the completion of design. It was found that the time resolution of TDC ASIC was 73ps under 1.8V power supply at room temperature while the time resolutions were 103ps and 62ps at 85^∘ and 0^∘, respectively.

READ FULL TEXT

page 2

page 3

research
06/10/2019

Inter-Tier Process Variation-Aware Monolithic 3D NoC Architectures

Monolithic 3D (M3D) technology enables high density integration, perform...
research
04/17/2019

Experimental Clock Calibration on a Crystal-Free Mote-on-a-Chip

The elimination of the off-chip frequency reference, typically a crystal...
research
10/21/2022

A Low-Power 1 Gb/s Line Driver with Configurable Pre-Emphasis for Lossy Transmission Lines

A line driver with configurable pre-emphasis is implemented in a 65 nm C...
research
02/23/2017

Efficient Simulation of Temperature Evolution of Overhead Transmission Lines Based on Analytical Solution and NWP

Transmission lines are vital components in power systems. Tripping of tr...
research
07/07/2021

A Self-Regulated and Reconfigurable CMOS Physically Unclonable Function Featuring Zero-Overhead Stabilization

This article presents a reconfigurable physically unclonable function (P...
research
02/09/2023

A 1.1- / 0.9-nA Temperature-Independent 213- / 565-ppm/^∘C Self-Biased CMOS-Only Current Reference in 65-nm Bulk and 22-nm FDSOI

In many applications, the ability of current references to cope with pro...
research
03/07/2022

Zero-delay Consistent and Smooth Trainable Interpolation

The question of how to produce a smooth interpolating curve from a strea...

Please sign up or login with your details

Forgot password? Click here to reset