Delay Monitor Circuit for Sensitive Nodes in SRAM-Based FPGA

07/30/2018
by   Mostafa Darvishi, et al.
0

This paper presents a novel monitor circuit architecture and experiments performed for detection of extra combinational delays in a high frequency SRAM-Based FPGA on delay sensitive nodes due to transient ionizing radiation.

READ FULL TEXT

Please sign up or login with your details

Forgot password? Click here to reset