Delay Monitor Circuit for Sensitive Nodes in SRAM-Based FPGA

07/30/2018
by   Mostafa Darvishi, et al.
0

This paper presents a novel monitor circuit architecture and experiments performed for detection of extra combinational delays in a high frequency SRAM-Based FPGA on delay sensitive nodes due to transient ionizing radiation.

READ FULL TEXT
POST COMMENT

Comments

There are no comments yet.

Authors

page 5

05/14/2017

EffiTest: Efficient Delay Test and Statistical Prediction for Configuring Post-silicon Tunable Buffers

At nanometer manufacturing technology nodes, process variations signific...
06/21/2016

Reliability-Aware Overlay Architectures for FPGAs: Features and Design Challenges

The FPGA overlay architectures have been mainly proposed to improve desi...
02/23/2022

Monitoring hyperproperties with circuits

This paper presents an extension of the safety fragment of Hennessy-Miln...
06/28/2019

Synaptic Delays for Temporal Feature Detection in Dynamic Neuromorphic Processors

Spiking neural networks implemented in dynamic neuromorphic processors a...
04/22/2021

A Composable Glitch-Aware Delay Model

We introduce the Composable Involution Delay Model (CIDM) for fast and a...
11/15/2020

Remote Power Side-Channel Attacks on CNN Accelerators in FPGAs

To lower cost and increase the utilization of Cloud FPGAs, researchers h...
12/14/2020

Coordinated Multi Point Transmission and Reception for Mixed-Delay Traffic

This paper analyzes the multiplexing gains (MG) for simultaneous transmi...
This week in AI

Get the week's most popular data science and artificial intelligence research sent straight to your inbox every Saturday.