Data-Driven Verification under Signal Temporal Logic Constraints

05/08/2020
by   Ali Salamati, et al.
0

We consider systems under uncertainty whose dynamics are partially unknown. Our aim is to study satisfaction of temporal logic properties by trajectories of such systems. We express these properties as signal temporal logic formulas and check if the probability of satisfying the property is at least a given threshold. Since the dynamics are parameterized and partially unknown, we collect data from the system and employ Bayesian inference techniques to associate a confidence value to the satisfaction of the property. The main novelty of our approach is to combine both data-driven and model-based techniques in order to have a two-layer probabilistic reasoning over the behavior of the system: one layer is related to the stochastic noise inside the system and the next layer is related to the noisy data collected from the system. We provide approximate algorithms for computing the confidence for linear dynamical systems.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
06/16/2023

Data-Driven Model Discrimination of Switched Nonlinear Systems with Temporal Logic Inference

This paper addresses the problem of data-driven model discrimination for...
research
04/13/2023

Robustness Measures and Monitors for Time Window Temporal Logic

Temporal logics (TLs) have been widely used to formalize interpretable t...
research
06/02/2021

Temporal Prophecy for Proving Temporal Properties of Infinite-State Systems

Various verification techniques for temporal properties transform tempor...
research
09/03/2013

On the Robustness of Temporal Properties for Stochastic Models

Stochastic models such as Continuous-Time Markov Chains (CTMC) and Stoch...
research
05/24/2023

Discounting in Strategy Logic

Discounting is an important dimension in multi-agent systems as long as ...
research
04/23/2020

Bayesian Verification of Chemical Reaction Networks

We present a data-driven verification approach that determines whether o...
research
02/17/2020

Four-valued monitorability of ω-regular languages

Runtime Verification (RV) is a lightweight formal technique in which pro...

Please sign up or login with your details

Forgot password? Click here to reset