Criticality Aware Multiprocessors

06/20/2016
by   Sandeep Navada, et al.
0

Typically, a memory request from a processor may need to go through many intermediate interconnect routers, directory node, owner node, etc before it is finally serviced. Current multiprocessors do not give preference to any particular memory request. But certain memory requests are more critical to multiprocessor's performance than other requests. Example: memory requests from critical sections, load request feeding into multiple dependent instructions, etc. This knowledge can be used to improve the performance of current multiprocessors by letting the ordering point and the interconnect routers prioritize critical requests over non-critical ones. In this paper, we evaluate using SIMICS/GEMS infrastructure. For lock-intensive microbenchmarks, criticality-aware multiprocessors showed 5-15 baseline multiprocessor. Criticality aware multiprocessor provides a new direction for tapping performance in a shared memory multiprocessor and can provide substantial speedup in lock intensive benchmarks.

READ FULL TEXT

page 3

page 4

page 5

page 7

research
09/01/2022

Hermes: Accelerating Long-Latency Load Requests via Perceptron-Based Off-Chip Load Prediction

Long-latency load requests continue to limit the performance of high-per...
research
10/09/2020

Examining the Ordering of Rhetorical Strategies in Persuasive Requests

Interpreting how persuasive language influences audiences has implicatio...
research
04/30/2018

Holistic Management of the GPGPU Memory Hierarchy to Manage Warp-level Latency Tolerance

In a modern GPU architecture, all threads within a warp execute the same...
research
02/02/2018

Size-aware Sharding For Improving Tail Latencies in In-memory Key-value Stores

This paper introduces the concept of size-aware sharding to improve tail...
research
01/27/2023

CAPoW: Context-Aware AI-Assisted Proof of Work based DDoS Defense

Critical servers can be secured against distributed denial of service (D...
research
04/30/2018

High-Performance and Energy-Effcient Memory Scheduler Design for Heterogeneous Systems

When multiple processor cores (CPUs) and a GPU integrated together on th...
research
06/15/2021

ARTA: Collection and Classification of Ambiguous Requests and Thoughtful Actions

Human-assisting systems such as dialogue systems must take thoughtful, a...

Please sign up or login with your details

Forgot password? Click here to reset