Cortical Processing with Thermodynamic-RAM

08/14/2014
by   M. Alexander Nugent, et al.
0

AHaH computing forms a theoretical framework from which a biologically-inspired type of computing architecture can be built where, unlike von Neumann systems, memory and processor are physically combined. In this paper we report on an incremental step beyond the theoretical framework of AHaH computing toward the development of a memristor-based physical neural processing unit (NPU), which we call Thermodynamic-RAM (kT-RAM). While the power consumption and speed dominance of such an NPU over von Neumann architectures for machine learning applications is well appreciated, Thermodynamic-RAM offers several advantages over other hardware approaches to adaptation and learning. Benefits include general-purpose use, a simple yet flexible instruction set and easy integration into existing digital platforms. We present a high level design of kT-RAM and a formal definition of its instruction set. We report the completion of a kT-RAM emulator and the successful port of all previous machine learning benchmark applications including unsupervised clustering, supervised and unsupervised classification, complex signal prediction, unsupervised robotic actuation and combinatorial optimization. Lastly, we extend a previous MNIST hand written digits benchmark application, to show that an extra step of reading the synaptic states of AHaH nodes during the train phase (healing) alone results in plasticity that improves the classifier's performance, bumping our best F1 score up to 99.5

READ FULL TEXT
research
08/14/2016

Machine Learning with Memristors via Thermodynamic RAM

Thermodynamic RAM (kT-RAM) is a neuromemristive co-processor design base...
research
06/21/2014

Thermodynamic-RAM Technology Stack

We introduce a technology stack or specification describing the multiple...
research
09/24/2020

Investigating Applications on the A64FX

The A64FX processor from Fujitsu, being designed for computational simul...
research
06/28/2022

The Case for RISP: A Reduced Instruction Spiking Processor

In this paper, we introduce RISP, a reduced instruction spiking processo...
research
12/13/2017

The microarchitecture of a multi-threaded RISC-V compliant processing core family for IoT end-nodes

Internet-of-Things end-nodes demand low power processing platforms chara...
research
09/16/2023

Reducing Memory Requirements for the IPU using Butterfly Factorizations

High Performance Computing (HPC) benefits from different improvements du...
research
10/13/2019

eCNN: A Block-Based and Highly-Parallel CNN Accelerator for Edge Inference

Convolutional neural networks (CNNs) have recently demonstrated superior...

Please sign up or login with your details

Forgot password? Click here to reset