Comparing different solutions for testing resistive defects in low-power SRAMs

by   Nunzio Mirabella, et al.

Low-power SRAM architectures are especially sensitive to many types of defects that may occur during manufacturing. Among these, resistive defects can appear. This paper analyzes some types of such defects that may impair the device functionalities in subtle ways, depending on the defect characteristics, and that may not be directly or easily detectable by traditional test methods, such as March algorithms. We analyze different methods to test such defects and discuss them in terms of complexity and test time.


page 1

page 2

page 3

page 4


Blockchain Goes Green? An Analysis of Blockchain on Low-Power Nodes

Motivated by the massive energy usage of blockchain, on the one hand, an...

Testability-Aware Low Power Controller Design with Evolutionary Learning

XORNet-based low power controller is a popular technique to reduce circu...

2018 Low-Power Image Recognition Challenge

The Low-Power Image Recognition Challenge (LPIRC, https://rebootingcompu...

SEFR: A Fast Linear-Time Classifier for Ultra-Low Power Devices

One of the fundamental challenges for running machine learning algorithm...

WLAN Specific IoT Enable Power Efficient RAM Design on 40nm FPGA

Increasing the speed of computer is one of the important aspects of the ...

A superconducting nanowire spiking element for neural networks

As the limits of traditional von Neumann computing come into view, the b...

Particle Swarm Optimization Framework for Low Power Testing of VLSI Circuits

Power dissipation in sequential circuits is due to increased toggling co...