CodeAPeel: An Integrated and Layered Learning Technology For Computer Architecture Courses

04/18/2021
by   A. Yavuz Oruc, et al.
0

This paper introduces a versatile, multi-layered technology to help support teaching and learning core computer architecture concepts. This technology, called CodeAPeel is already implemented in one particular form to describe instruction processing in compiler, assembly, and machine layers of a generic instruction set architecture by a comprehensive simulation of its fetch-decode-execute cycle as well as animation of the behavior of its CPU registers, RAM, VRAM, STACK memories, various control registers, and graphics screen. Unlike most educational CPU simulators that simulate a real processor such as MIPS or RISC-V, CodeAPeel is designed and implemented as a generic RISC instruction set architecture simulator with both scalar and vector instructions to provide a dual-mode processor simulator as described by Flynn's classification of SISD and SIMD processors. Vectorization of operations is built into the instruction repertoire of CodeAPeel, making it straightforward to simulate such processors with powerful vector instructions.

READ FULL TEXT

page 1

page 2

page 3

page 6

page 7

research
04/06/2023

Optimized Real-Time Assembly in a RISC Simulator

Simulators for the RISC-V instruction set architecture (ISA) are useful ...
research
08/07/2018

eQASM: An Executable Quantum Instruction Set Architecture

Bridging the gap between quantum software and hardware, recent research ...
research
03/19/2022

FPGA-extended General Purpose Computer Architecture

This paper introduces a computer architecture, where part of the instruc...
research
05/12/2021

SimNet: Computer Architecture Simulation using Machine Learning

While cycle-accurate simulators are essential tools for architecture res...
research
08/14/2016

Machine Learning with Memristors via Thermodynamic RAM

Thermodynamic RAM (kT-RAM) is a neuromemristive co-processor design base...
research
02/10/2020

A portable and Linux capable RISC-V computer system in Verilog HDL

RISC-V is an open and royalty free instruction set architecture which ha...
research
09/08/2018

Accelerating Viterbi Algorithm using Custom Instruction Approach

In recent years, the decoding algorithms in communication networks are b...

Please sign up or login with your details

Forgot password? Click here to reset