CBP: Coordinated management of cache partitioning, bandwidth partitioning and prefetch throttling

02/23/2021
by   Nadja Ramhöj Holtryd, et al.
0

Reducing the average memory access time is crucial for improving the performance of applications running on multi-core architectures. With workload consolidation this becomes increasingly challenging due to shared resource contention. Techniques for partitioning of shared resources - cache and bandwidth - and prefetching throttling have been proposed to mitigate contention and reduce the average memory access time. However, existing proposals only employ a single or a subset of these techniques and are therefore not able to exploit the full potential of coordinated management of cache, bandwidth and prefetching. Our characterization results show that application performance, in several cases, is sensitive to prefetching, cache and bandwidth allocation. Furthermore, the results show that managing these together provides higher performance potential during workload consolidation as it enables more resource trade-offs. In this paper, we propose CBP a coordination mechanism for dynamically managing prefetching throttling, cache and bandwidth partitioning, in order to reduce average memory access time and improve performance. CBP works by employing individual resource managers to determine the appropriate setting for each resource and a coordinating mechanism in order to enable inter-resource trade-offs. Our evaluation on a 16-core CMP shows that CBP, on average, improves performance by 11 the state-of-the-art technique that manages cache partitioning and prefetching and by 50 partitioning and prefetch throttling.

READ FULL TEXT

page 3

page 5

page 8

page 9

research
11/12/2019

Coordinated Management of Processor Configuration and Cache Partitioning to Optimize Energy under QoS Constraints

An effective way to improve energy efficiency is to throttle hardware re...
research
01/17/2022

Reuse-Aware Cache Partitioning Framework for Data-Sharing Multicore Systems

Multi-core processors improve performance, but they can create unpredict...
research
04/03/2021

Self-adjusting Advertisement of Cache Indicators with Bandwidth Constraints

Cache advertisements reduce the access cost by allowing users to skip th...
research
10/16/2022

RevaMp3D: Architecting the Processor Core and Cache Hierarchy for Systems with Monolithically-Integrated Logic and Memory

Recent nano-technological advances enable the Monolithic 3D (M3D) integr...
research
03/04/2019

Denial-of-Service Attacks on Shared Cache in Multicore: Analysis and Prevention

In this paper we investigate the feasibility of denial-of-service (DoS) ...
research
12/19/2017

DeepPicar: A Low-cost Deep Neural Network-based Autonomous Car

We present DeepPicar, a low-cost deep neural network based autonomous ca...
research
06/29/2022

Assessing Intel's Memory Bandwidth Allocation for resource limitation in real-time systems

Industries are recently considering the adoption of cloud computing for ...

Please sign up or login with your details

Forgot password? Click here to reset