Cats vs. Spectre: An Axiomatic Approach to Modeling Speculative Execution Attacks

08/31/2021
by   Hernán Ponce-de-León, et al.
0

The Spectre family of speculative execution attacks have required a rethinking of formal methods for security. Approaches based on operational speculative semantics have made initial inroads towards finding vulnerable code and validating defenses. However, with each new attack grows the amount of microarchitectural detail that has to be integrated into the underlying semantics. We propose an alternative, light-weight and axiomatic approach to specifying speculative semantics that relies on insights from memory models for concurrency. We use the CAT modeling language for memory consistency to specify execution models that capture speculative control flow, store-to-load forwarding, predictive store forwarding, and memory ordering machine clears. We present a bounded model checking framework parametrized by our speculative CAT models and evaluate its implementation against the state of the art. Due to the axiomatic approach, our models can be rapidly extended to allow our framework to detect new types of attacks and validate defenses against them.

READ FULL TEXT

page 1

page 13

research
07/07/2020

An Advanced Approach for Choosing Security Patterns and Checking their Implementation

This paper tackles the problems of generating concrete test cases for te...
research
03/11/2020

Bypassing memory safety mechanisms through speculative control flow hijacks

The prevalence of memory corruption bugs in the past decades resulted in...
research
08/17/2021

B Maude: A formal executable environment for Abstract Machine Notation Descriptions

We propose B Maude, a prototype executable environment for the Abstract ...
research
05/14/2019

Store-to-Leak Forwarding: Leaking Data on Meltdown-resistant CPUs

Meltdown and Spectre exploit microarchitectural changes the CPU makes du...
research
12/20/2018

SPECTECTOR: Principled Detection of Speculative Information Flows

Since the advent of SPECTRE, a number of countermeasures have been propo...
research
09/02/2022

Automatic Detection of Speculative Execution Combinations

Modern processors employ different prediction mechanisms to speculate ov...
research
02/07/2023

Adding Explicit Load-Acquire and Store-Release Instructions to the RISC-V ISA

Weak memory models allow for simplified hardware and increased performan...

Please sign up or login with your details

Forgot password? Click here to reset