CARAM: A Content-Aware Hybrid PCM/DRAM Main Memory System Framework

07/27/2020
by   Yinjin Fu, et al.
0

The emergence of Phase-Change Memory (PCM) provides opportunities for directly connecting persistent memory to main memory bus. While PCM achieves high read throughput and low standby power, the critical concerns are its poor write performance and limited durability, especially when compared to DRAM. A naturally inspired design is the hybrid memory architecture that fuses DRAM and PCM, so as to exploit the positive aspects of both types of memory. Unfortunately, existing solutions are seriously challenged by the limited main memory size, which is the primary bottleneck of in-memory computing. In this paper, we introduce a novel Content Aware hybrid PCM/DRAM main memory system framework - CARAM, which exploits deduplication to improve line sharing with high memory efficiency. CARAM effectively reduces write traffic to hybrid memory by removing unnecessary duplicate line writes. It also substantially extends available free memory space by coalescing redundant lines in hybrid memory, thereby further improving the wear-leveling efficiency of PCM. To obtain high data access performance, we also design a set of acceleration techniques to minimize the overhead caused by extra computation costs. Our experiment results show that CARAM effectively reduces 15 and improves I/O bandwidth by 13 consumption, compared to the state-of-the-art of hybrid systems.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
08/18/2019

System Evaluation of the Intel Optane Byte-addressable NVM

Byte-addressable non-volatile memory (NVM) features high density, DRAM c...
research
01/27/2020

Achieving Multi-Port Memory Performance on Single-Port Memory with Coding Techniques

Many performance critical systems today must rely on performance enhance...
research
09/21/2017

Accelerating PageRank using Partition-Centric Processing

PageRank is a fundamental link analysis algorithm and a key representati...
research
01/16/2018

Inter-thread Communication in Multithreaded, Reconfigurable Coarse-grain Arrays

Traditional von Neumann GPGPUs only allow threads to communicate through...
research
11/09/2020

FPGA-based Hyrbid Memory Emulation System

Hybrid memory systems, comprised of emerging non-volatile memory (NVM) a...
research
03/24/2019

An Analytical Model for Performance and Lifetime Estimation of Hybrid DRAM-NVM Main Memories

NVMs have promising advantages (e.g., lower idle power, higher density) ...
research
12/03/2021

Virtual Coset Coding for Encrypted Non-Volatile Memories with Multi-Level Cells

PCM is a popular backing memory for DRAM main memory in tiered memory sy...

Please sign up or login with your details

Forgot password? Click here to reset