Baugh-Wooley Multiplication for the RISCV Processor

04/19/2023
by   Franc Grootjen, et al.
0

This article describes an efficient way to implement the multiplication instructions for a RISCV processor. Instead of using three predefined IP blocks for signed, unsigned and mixed multiplication, this article presents a novel extension to the Baugh-Wooley multiplication algorithm which reduces area and power consumption with roughly a factor three.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
04/07/2021

A matrix math facility for Power ISA(TM) processors

Power ISA(TM) Version 3.1 has introduced a new family of matrix math ins...
research
09/30/2020

An Embedded RISC-V Core with Fast Modular Multiplication

One of the biggest concerns in IoT is privacy and security. Encryption a...
research
09/08/2020

Quad-Core RSA Processor with Countermeasure Against Power Analysis Attacks

Rivest-Shamir-Adleman (RSA) cryptosystem uses modular multiplication for...
research
08/08/2023

Novel Area-Efficient and Flexible Architectures for Optimal Ate Pairing on FPGA

While FPGA is a suitable platform for implementing cryptographic algorit...
research
01/23/2018

Why and How to Avoid the Flipped Quaternion Multiplication

Over the last decades quaternions have become a crucial and very success...
research
01/16/2019

Realize special instructions on clustering VLIW DSP: multiplication-accumulation instruction

BWDSP is a 32bit static scalar digital signal processor with VLIW and SI...
research
12/15/2018

Layer Based Partition for Matrix Multiplication on Heterogeneous Processor Platforms

While many approaches have been proposed to analyze the problem of matri...

Please sign up or login with your details

Forgot password? Click here to reset