BagNet: Berkeley Analog Generator with Layout Optimizer Boosted with Deep Neural Networks

07/23/2019
by   Kourosh Hakhamaneshi, et al.
6

The discrepancy between post-layout and schematic simulation results continues to widen in analog design due in part to the domination of layout parasitics. This paradigm shift is forcing designers to adopt design methodologies that seamlessly integrate layout effects into the standard design flow. Hence, any simulation-based optimization framework should take into account time-consuming post-layout simulation results. This work presents a learning framework that learns to reduce the number of simulations of evolutionary-based combinatorial optimizers, using a DNN that discriminates against generated samples, before running simulations. Using this approach, the discriminator achieves at least two orders of magnitude improvement on sample efficiency for several large circuit examples including an optical link receiver layout.

READ FULL TEXT

page 7

page 8

research
08/24/2020

ALIGN: A System for Automating Analog Layout

ALIGN ("Analog Layout, Intelligently Generated from Netlists") is an ope...
research
05/30/2019

iVAMS 1.0: Polynomial-Metamodel-Integrated Intelligent Verilog-AMS for Fast, Accurate Mixed-Signal Design Optimization

Electronic circuit behavioral models built with hardware description/mod...
research
02/11/2020

From IC Layout to Die Photo: A CNN-Based Data-Driven Approach

Since IC fabrication is costly and time-consuming, it is highly desirabl...
research
12/15/2021

TAFA: Design Automation of Analog Mixed-Signal FIR Filters Using Time Approximation Architecture

A digital finite impulse response (FIR) filter design is fully synthesiz...
research
11/16/2020

Analog Circuit Design with Dyna-Style Reinforcement Learning

In this work, we present a learning based approach to analog circuit des...
research
08/03/2023

FuNToM: Functional Modeling of RF Circuits Using a Neural Network Assisted Two-Port Analysis Method

Automatic synthesis of analog and Radio Frequency (RF) circuits is a tre...
research
07/18/2018

BOLT: A Practical Binary Optimizer for Data Centers and Beyond

Performance optimization for large-scale applications has recently becom...

Please sign up or login with your details

Forgot password? Click here to reset