B-DCGAN:Evaluation of Binarized DCGAN for FPGA

03/29/2018
by   Hideo Terada, et al.
2

We are trying to implement deep neural networks in the edge computing environment for real-world applications such as the IoT(Internet of Things), the FinTech etc., for the purpose of utilizing the significant achievement of Deep Learning in recent years. Especially, we now focus algorithm implementation on FPGA, because FPGA is one of the promising devices for low-cost and low-power implementation of the edge computer. In this work, we introduce Binary-DCGAN(B-DCGAN) - Deep Convolutional GAN model with binary weights and activations, and with using integer-valued operations in forward pass(train-time and run-time). And we show how to implement B-DCGAN on FPGA(Xilinx Zynq). Using the B-DCGAN, we do feasibility study of FPGA's characteristic and performance for Deep Learning. Because the binarization and using integer-valued operation reduce the memory capacity and the number of the circuit gates, it is very effective for FPGA implementation. On the other hand, the quality of generated data from the model will be decreased by these reductions. So we investigate the influence of these reductions.

READ FULL TEXT

page 5

page 6

page 7

page 8

research
12/18/2017

Automated flow for compressing convolution neural networks for efficient edge-computation with FPGA

Deep convolutional neural networks (CNN) based solutions are the current...
research
01/30/2021

A Competitive Edge: Can FPGAs Beat GPUs at DCNN Inference Acceleration in Resource-Limited Edge Computing Applications?

When trained as generative models, Deep Learning algorithms have shown e...
research
09/04/2023

An FPGA smart camera implementation of segmentation models for drone wildfire imagery

Wildfires represent one of the most relevant natural disasters worldwide...
research
07/21/2022

LPYOLO: Low Precision YOLO for Face Detection on FPGA

In recent years, number of edge computing devices and artificial intelli...
research
01/08/2020

Training Progressively Binarizing Deep Networks Using FPGAs

While hardware implementations of inference routines for Binarized Neura...
research
03/02/2015

FPGA Implementation of the CAR Model of the Cochlea

The front end of the human auditory system, the cochlea, converts sound ...
research
06/09/2022

An FPGA-based Solution for Convolution Operation Acceleration

Hardware-based acceleration is an extensive attempt to facilitate many c...

Please sign up or login with your details

Forgot password? Click here to reset