Automation of Processor Verification Using Recurrent Neural Networks

03/06/2018
by   Martin Fajcik, et al.
0

When considering simulation-based verification of processors, the current trend is to generate stimuli using pseudorandom generators (PRGs), apply them to the processor inputs and monitor the achieved coverage of its functionality in order to determine verification completeness. Stimuli can have different forms, for example, they can be represented by bit vectors applied to the input ports of the processor or by programs that are loaded directly into the program memory. In this paper, we propose a new technique dynamically altering constraints for PRG via recurrent neural network, which receives a coverage feedback from the simulation of design under verification. For the demonstration purposes we used processors provided by Codasip as their coverage state space is reasonably big and differs for various kinds of processors. Nevertheless, techniques presented in this paper are widely applicable. The results of experiments show that not only the coverage closure is achieved much sooner, but we are able to isolate a small set of stimuli with high coverage that can be used for running regression tests.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
05/17/2022

Supervised Learning for Coverage-Directed Test Selection in Simulation-Based Verification

Constrained random test generation is one of the most widely adopted met...
research
05/19/2022

Hybrid Intelligent Testing in Simulation-Based Verification

Efficient and effective testing for simulation-based hardware verificati...
research
09/01/2020

RISC micrprocessor verification

Today's microprocessors have grown significantly in complexity and funct...
research
07/01/2022

Using Neural Networks for Novelty-based Test Selection to Accelerate Functional Coverage Closure

Machine learning (ML) has been used to accelerate the closure of functio...
research
09/05/2022

ProcessorFuzz: Guiding Processor Fuzzing using Control and Status Registers

As the complexity of modern processors has increased over the years, dev...
research
09/19/2019

Branch prediction related Optimizations for Multithreaded Processors

Major chip manufacturers have all introduced Multithreaded processors. T...
research
10/13/2019

Hardware/Software Codesign for Training/Testing Multiple Neural Networks on Multiple FPGAs

Most neural network designs for FPGAs are inflexible. In this paper, we ...

Please sign up or login with your details

Forgot password? Click here to reset