Arrow: A RISC-V Vector Accelerator for Machine Learning Inference

07/15/2021
by   Imad Al Assir, et al.
0

In this paper we present Arrow, a configurable hardware accelerator architecture that implements a subset of the RISC-V v0.9 vector ISA extension aimed at edge machine learning inference. Our experimental results show that an Arrow co-processor can execute a suite of vector and matrix benchmarks fundamental to machine learning inference 2 - 78x faster than a scalar RISC processor while consuming 20 XC7A200T-1SBG484C FPGA.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
06/23/2020

hxtorch: PyTorch for ANNs on BrainScaleS-2

We present software facilitating the usage of the BrainScaleS-2 analog n...
research
06/23/2020

hxtorch: PyTorch for BrainScaleS-2 – Perceptrons on Analog Neuromorphic Hardware

We present software facilitating the usage of the BrainScaleS-2 analog n...
research
07/27/2018

FPGA-Based CNN Inference Accelerator Synthesized from Multi-Threaded C Software

A deep-learning inference accelerator is synthesized from a C-language s...
research
04/10/2023

Deploying Machine Learning Models to Ahead-of-Time Runtime on Edge Using MicroTVM

In the past few years, more and more AI applications have been applied t...
research
07/11/2023

Fast Neural Network Inference on FPGAs for Triggering on Long-Lived Particles at Colliders

Experimental particle physics demands a sophisticated trigger and acquis...
research
09/24/2012

Model based neuro-fuzzy ASR on Texas processor

In this paper an algorithm for recognizing speech has been proposed. The...
research
06/19/2023

Co-design Hardware and Algorithm for Vector Search

Vector search has emerged as the foundation for large-scale information ...

Please sign up or login with your details

Forgot password? Click here to reset