Architectures for High Performance Computing and Data Systems using Byte-Addressable Persistent Memory

05/25/2018
by   Adrian Jackson, et al.
0

Non-volatile, byte addressable, memory technology with performance close to main memory promises to revolutionise computing systems in the near future. Such memory technology provides the potential for extremely large memory regions (i.e. > 3TB per server), very high performance I/O, and new ways of storing and sharing data for applications and workflows. This paper outlines an architecture that has been designed to exploit such memory for High Performance Computing and High Performance Data Analytics systems, along with descriptions of how applications could benefit from such hardware.

READ FULL TEXT

page 3

page 7

research
08/10/2021

Metall: A Persistent Memory Allocator For Data-Centric Analytics

Data analytics applications transform raw input data into analytics-spec...
research
11/12/2018

HPS: A C++11 High Performance Serialization Library

Data serialization is a common and crucial component in high performance...
research
05/08/2020

High Performance Cluster Computing for MapReduce

MapReduce is a technique used to vastly improve distributed processing o...
research
05/16/2023

Case Study for Running Memory-Bound Kernels on RISC-V CPUs

The emergence of a new, open, and free instruction set architecture, RIS...
research
10/28/2019

Active Access: A Mechanism for High-Performance Distributed Data-Centric Computations

Remote memory access (RMA) is an emerging high-performance programming m...
research
05/03/2019

On the Impact of Memory Allocation on High-Performance Query Processing

Somewhat surprisingly, the behavior of analytical query engines is cruci...
research
01/21/2021

User-Level Memory Scheduler for Optimizing Application Performance in NUMA-Based Multicore Systems

Multicore CPU architectures have been established as a structure for gen...

Please sign up or login with your details

Forgot password? Click here to reset