ApproxFPGAs: Embracing ASIC-Based Approximate Arithmetic Components for FPGA-Based Systems

There has been abundant research on the development of Approximate Circuits (ACs) for ASICs. However, previous studies have illustrated that ASIC-based ACs offer asymmetrical gains in FPGA-based accelerators. Therefore, an AC that might be pareto-optimal for ASICs might not be pareto-optimal for FPGAs. In this work, we present the ApproxFPGAs methodology that uses machine learning models to reduce the exploration time for analyzing the state-of-the-art ASIC-based ACs to determine the set of pareto-optimal FPGA-based ACs. We also perform a case-study to illustrate the benefits obtained by deploying these pareto-optimal FPGA-based ACs in a state-of-the-art automation framework to systematically generate pareto-optimal approximate accelerators that can be deployed in FPGA-based systems to achieve high performance or low-power consumption.

READ FULL TEXT
research
03/08/2023

autoXFPGAs: An End-to-End Automated Exploration Framework for Approximate Accelerators in FPGA-Based Systems

Generation and exploration of approximate circuits and accelerators has ...
research
04/22/2020

Using Libraries of Approximate Circuits in Design of Hardware Accelerators of Deep Neural Networks

Approximate circuits have been developed to provide good tradeoffs betwe...
research
04/04/2023

Virtio-FPGA: a virtualization solution for SoC-attached FPGAs

Recently, FPGA accelerators have risen in popularity as they present a s...
research
02/22/2019

autoAx: An Automatic Design Space Exploration and Circuit Building Methodology utilizing Libraries of Approximate Components

Approximate computing is an emerging paradigm for developing highly ener...
research
01/31/2020

Exploiting RapidWright in the Automatic Generation of Application-Specific FPGA Overlays

Overlay architectures implemented on FPGA devices have been proposed as ...
research
02/23/2023

From Circuits to SoC Processors: Arithmetic Approximation Techniques Embedded Computing Methodologies for DSP Acceleration

The computing industry is forced to find alternative design approaches a...
research
11/17/2021

Early DSE and Automatic Generation of Coarse Grained Merged Accelerators

Post-Moore's law area-constrained systems rely on accelerators to delive...

Please sign up or login with your details

Forgot password? Click here to reset