Analytical Process Scheduling Optimization for Heterogeneous Multi-core Systems

09/10/2021
by   Chien-Hao Chen, et al.
0

In this paper, we propose the first optimum process scheduling algorithm for an increasingly prevalent type of heterogeneous multicore (HEMC) system that combines high-performance big cores and energy-efficient small cores with the same instruction-set architecture (ISA). Existing algorithms are all heuristics-based, and the well-known IPC-driven approach essentially tries to schedule high scaling factor processes on big cores. Our analysis shows that, for optimum solutions, it is also critical to consider placing long running processes on big cores. Tests of SPEC 2006 cases on various big-small core combinations show that our proposed optimum approach is up to 34 the IPC-driven heuristic approach in terms of total workload completion time. The complexity of our algorithm is O(NlogN) where N is the number of processes. Therefore, the proposed optimum algorithm is practical for use.

READ FULL TEXT

Authors

page 1

page 2

page 3

page 4

12/20/2019

Hurry-up: Scaling Web Search on Big/Little Multi-core Architectures

Heterogeneous multi-core systems such as big/little architectures have b...
08/07/2018

Response Time Bounds for Typed DAG Parallel Tasks on Heterogeneous Multi-cores

Heterogeneous multi-cores utilize the strength of different architecture...
04/16/2022

Scheduling Coflows for Minimizing the Total Weighted Completion Time in Heterogeneous Parallel Networks

Coflow is a network abstraction used to represent communication patterns...
12/09/2019

High performance computing and energy efficiency: focus on OpenFOAM

High performance calculation is increasingly used within society. Previo...
11/22/2017

Test Generation and Scheduling for a Hybrid BIST Considering Test Time and Power Constraint

This paper presents a novel approach for test generation and test schedu...
03/01/2022

Making use of supercomputers in financial machine learning

This article is the result of a collaboration between Fujitsu and Advest...
07/14/2018

Timing Driven C-Slow Retiming on RTL for MultiCores on FPGAs

In this paper C-Slow Retiming (CSR) on RTL is discussed. CSR multiplies ...
This week in AI

Get the week's most popular data science and artificial intelligence research sent straight to your inbox every Saturday.