Analytical Modeling the Multi-Core Shared Cache Behavior with Considerations of Data-Sharing and Coherence

07/22/2020
by   Ming Ling, et al.
0

To mitigate the ever worsening "Power wall" and "Memory wall" problems, multi-core architectures with multilevel cache hierarchies have been widely accepted in modern processors. However, the complexity of the architectures makes modeling of shared caches extremely complex. In this paper, we propose a data-sharing aware analytical model for estimating the miss rates of the downstream shared cache under multi-core scenarios. Moreover, the proposed model can also be integrated with upstream cache analytical models with the consideration of multi-core private cache coherent effects. This integration avoids time consuming full simulations of the cache architecture that required by conventional approaches. We validate our analytical model against gem5 simulation results under 13 applications from PARSEC 2.1 benchmark suites. Compared to the results from gem5 simulations under 8 hardware configurations including dual-core and quad-core architectures, the average absolute error of the predicted shared L2 cache miss rates is less than 2 configurations. After integrated with the refined upstream model with coherence misses, the overall average absolute error in 4 hardware configurations is degraded to 8.03 can achieve similar accuracies of state of the art approach with only one tenth time overhead. As an application case of the integrated model, we also evaluate the miss rates of 57 different multi-core and multi-level cache configurations.

READ FULL TEXT

page 11

page 12

page 13

page 14

research
04/11/2023

Performance Study of Partitioned Caches in Asymmetric Multi-Core Processors

The current workloads and applications are highly diversified, facing cr...
research
06/23/2022

INTERPLAY: An Intelligent Model for Predicting Performance Degradation due to Multi-cache Way-disabling

Modern and future processors need to remain functionally correct in the ...
research
09/28/2022

The Isabelle Community Benchmark

Choosing hardware for theorem proving is no simple task: automated prove...
research
02/07/2021

Estimate The Efficiency Of Multiprocessor's Cash Memory Work Algorithms

Many computer systems for calculating the proper organization of memory ...
research
05/03/2019

When parallel speedups hit the memory wall

After Amdahl's trailblazing work, many other authors proposed analytical...
research
01/06/2023

GCS: Generalized Cache Coherence For Efficient Synchronization

We explore the design of scalable synchronization primitives for disaggr...
research
06/23/2017

Predictable Cache Coherence for Multi-Core Real-Time Systems

This work addresses the challenge of allowing simultaneous and predictab...

Please sign up or login with your details

Forgot password? Click here to reset