Analytical Model of Memory-Bound Applications Compiled with High Level Synthesis

03/29/2020
by   Maria A. Dávila-Guzmán, et al.
0

The increasing demand of dedicated accelerators to improve energy efficiency and performance has highlighted FPGAs as a promising option to deliver both. However, programming FPGAs in hardware description languages requires long time and effort to achieve optimal results, which discourages many programmers from adopting this technology. High Level Synthesis tools improve the accessibility to FPGAs, but the optimization process is still time expensive due to the large compilation time, between minutes and days, required to generate a single bitstream. Whereas placing and routing take most of this time, the RTL pipeline and memory organization are known in seconds. This early information about the organization of the upcoming bitstream is enough to provide an accurate and fast performance model. This paper presents a performance analytical model for HLS designs focused on memory bound applications. With a careful analysis of the generated memory architecture and DRAM organization, the model predicts the execution time with a maximum error of 9.2 previous works, our predictions reduce on average at least 2× the estimation error.

READ FULL TEXT
POST COMMENT

Comments

There are no comments yet.

Authors

page 1

page 7

03/24/2019

An Analytical Model for Performance and Lifetime Estimation of Hybrid DRAM-NVM Main Memories

NVMs have promising advantages (e.g., lower idle power, higher density) ...
10/15/2019

Refresh Triggered Computation: Improving the Energy Efficiency of Convolutional Neural Network Accelerators

Recently, many studies proposed CNN accelerator architectures with custo...
05/23/2019

In-DRAM Bulk Bitwise Execution Engine

Many applications heavily use bitwise operations on large bitvectors as ...
02/07/2021

Estimate The Efficiency Of Multiprocessor's Cash Memory Work Algorithms

Many computer systems for calculating the proper organization of memory ...
10/18/2020

Optimizing Memory Performance of Xilinx FPGAs under Vitis

Plenty of research efforts have been devoted to FPGA-based acceleration,...
12/15/2020

A Comparative Study between HLS and HDL on SoC for Image Processing Applications

The increasing complexity in today's systems and the limited market time...
05/10/2021

Skew-Oblivious Data Routing for Data-Intensive Applications on FPGAs with HLS

FPGAs have become emerging computing infrastructures for accelerating ap...
This week in AI

Get the week's most popular data science and artificial intelligence research sent straight to your inbox every Saturday.