Analysis of Fault Tolerant Multi-stage Switch Architecture for TSN

by   Adnan Ghaderi, et al.

We conducted the feasibility analysis of utilizing a highly available multi-stage architecture for TSN switches used for sending high priority, mission-critical traffic within a bounded latency instead of traditional single-stage architectures. To verify the TSN functionality, we implemented the 'strict priority' feature. We evaluated the performance of both architectures on multiple parameters such as fault tolerance, packet latency, throughput, reliability, path length effectiveness, and cost per unit. The fault tolerance analysis demonstrated that the multi-stage architecture fairs better than the single-stage counterpart. The average latency and throughput performance of multi-stage architectures, although low, can be considered comparable with single-stage counterparts. However, the multi-stage architecture fails to meet the performance of single-stage architectures on parameters such as reliability, path length effectiveness, and cost-effectiveness. The improved fault tolerance comes at the cost of increased hardware resources, cost, and complexity. However, with the advent of cost-effective technologies in hardware design and efficient architecture designs, the multi-stage switching architecture-based TSN switches can be made reasonably comparable to single-stage switching TSN switches. This work gives initial confidence that the multi-stage architecture can be pursued further for safety-critical systems that require determinism and reliability in the communication of critical messages.


Bringing Fault-Tolerant GigaHertz-Computing to Space: A Multi-Stage Software-Side Fault-Tolerance Approach for Miniaturized Spacecraft

Modern embedded technology is a driving factor in satellite miniaturizat...

Reliability of fault-tolerant system architectures for automated driving systems

Automated driving functions at high levels of autonomy operate without d...

Fault-Tolerant Nanosatellite Computing on a Budget

Micro- and nanosatellites have become popular platforms for a variety of...

A Survey of fault mitigation techniques for multi-core architectures

Fault tolerance in multi-core architecture has attracted attention of re...

Floorplet: Performance-aware Floorplan Framework for Chiplet Integration

A chiplet is an integrated circuit that encompasses a well-defined subse...

Dynamic Fault Tolerance Through Resource Pooling

Miniaturized satellites are currently not considered suitable for critic...

Please sign up or login with your details

Forgot password? Click here to reset