Analysis and Design of a 32nm FinFET Dynamic Latch Comparator

09/27/2019
by   Mir Muntasir Hossain, et al.
0

Comparators have multifarious applications in various fields, especially used in analog to digital converters. Over the years, we have seen many different designs of single stage, dynamic latch type and double tail type comparators based on CMOS technology, and all of them had to make the tradeoff between power consumption and delay time. Meanwhile, to mitigate the short channel effects of conventional CMOS based design, FinFET has emerged as the most promising alternative by owning the tremendous gate control feature over the channel region. In this paper, we have analyzed the performance of some recent dynamic latch type comparators and proposed a new structure of dynamic latch comparator; moreover, 32nm FinFET technology has been considered as the common platform for all of the comparators circuit design. The proposed comparator has shown impressive performance in case of power consumption, time delay, power delay product and offset voltage while compared with the other recent comparators through simulations with LTspice.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
02/10/2021

Delay and Power consumption Analysis for Queue State Dependent Service Rate Control in WirelessHart System

To solve the problem of power supply limitation of machines working in w...
research
12/23/2022

Approximate Scan Flip-flop to Reduce Functional Path Delay and Power Consumption

The scan-based testing has been widely used as a Design-for-Test (DfT) m...
research
11/30/2022

Ferroelectric FET based Context-Switching FPGA Enabling Dynamic Reconfiguration for Adaptive Deep Learning Machines

Field Programmable Gate Array (FPGA) is widely used in acceleration of d...
research
01/01/2021

Design of a Dynamic Parameter-Controlled Chaotic-PRNG in a 65nm CMOS process

In this paper, we present the design of a new chaotic map circuit with a...
research
01/01/2019

High Performance GNR Power Gating for Low-Voltage CMOS Circuits

A robust power gating design using Graphene Nano-Ribbon Field Effect Tra...
research
03/27/2022

A Memristive Based Design of a Core Digital Circuit for Elliptic Curve Cryptography

The new emerging non-volatile memory (NVM) devices known as memristors c...
research
08/11/2014

Physical Computing With No Clock to Implement the Gaussian Pyramid of SIFT Algorithm

Physical computing is a technology utilizing the nature of electronic de...

Please sign up or login with your details

Forgot password? Click here to reset