An Improving Method for Loop Unrolling

08/03/2013
by   Meisam Booshehri, et al.
0

In this paper we review main ideas mentioned in several other papers which talk about optimization techniques used by compilers. Here we focus on loop unrolling technique and its effect on power consumption, energy usage and also its impact on program speed up by achieving ILP (Instruction-level parallelism). Concentrating on superscalar processors, we discuss the idea of generalized loop unrolling presented by J.C. Hang and T. Leng and then we present a new method to traverse a linked list to get a better result of loop unrolling in that case. After that we mention the results of some experiments carried out on a Pentium 4 processor (as an instance of super scalar architecture). Furthermore, the results of some other experiments on supercomputer (the Alliat FX/2800 System) containing superscalar node processors would be mentioned. These experiments show that loop unrolling has a slight measurable effect on energy usage as well as power consumption. But it could be an effective way for program speed up.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
03/16/2021

An ASIC Implementation and Evaluation of a Profiled Low-Energy Instruction Set Architecture Extension

This paper presents an extension to an existing instruction set architec...
research
12/23/2020

Software Pipelining for Quantum Loop Programs

We propose a method for performing software pipelining on quantum for-lo...
research
04/06/2023

Assessing VoD pressure on network power consumption

Assessing the energy consumption or carbon footprint of data distributio...
research
03/02/2017

A Survey on Non-Intrusive Load Monitoring Methodies and Techniques for Energy Disaggregation Problem

The rapid urbanization of developing countries coupled with explosion in...
research
06/15/2016

High Throughput Neural Network based Embedded Streaming Multicore Processors

With power consumption becoming a critical processor design issue, speci...
research
09/09/2022

Energy-Efficiency Evaluation of OpenMP Loop Transformations and Runtime Constructs

OpenMP is the de facto API for parallel programming in HPC applications....
research
01/15/2022

Calipers: A Criticality-aware Framework for Modeling Processor Performance

Computer architecture design space is vast and complex. Tools are needed...

Please sign up or login with your details

Forgot password? Click here to reset