An Improvement Over Threads Communications on Multi-Core Processors

09/25/2019
by   Reza Fotohi, et al.
0

Multicore is an integrated circuit chip that uses two or more computational engines (cores) places in a single processor. This new approach is used to split the computational work of a threaded application and spread it over multiple execution cores, so that the computer system can benefits from a better performance and better responsiveness of the system. A thread is a unit of execution inside a process that is created and maintained to execute a set of actions/ instructions. Threads can be implemented differently from an operating system to another, but the operating system is in most cases responsible to schedule the execution of different threads. Multi-threading improving efficiency of processor performance with a cost-effective memory system. In this paper, we explore one approach to improve communications for multithreaded. Pre-send is a software Controlled data forwarding technique that sends data to destination's cache before it is needed, eliminating cache misses in the destination's cache as well as reducing the coherence traffic on the bus. we show how we could improve the overall system performance by addition of these architecture optimizations to multi-core processors.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
05/02/2019

On Linear Learning with Manycore Processors

A new generation of manycore processors is on the rise that offers dozen...
research
01/06/2017

Reducing Competitive Cache Misses in Modern Processor Architectures

The increasing number of threads inside the cores of a multicore process...
research
11/10/2020

Coherence Traffic in Manycore Processors with Opaque Distributed Directories

Manycore processors feature a high number of general-purpose cores desig...
research
12/21/2015

Research on Scalability of Operating Systems on Multicore Processors

Large number of cores and hardware resource sharing are two characterist...
research
03/05/2018

On the accuracy and usefulness of analytic energy models for contemporary multicore processors

This paper presents refinements to the execution-cache-memory performanc...
research
01/10/2023

Harvesting L2 Caches in Server Processors

We make three observations in modern processors: (1) LLC capacity is get...
research
01/03/2022

Freeway to Memory Level Parallelism in Slice-Out-of-Order Cores

Exploiting memory level parallelism (MLP) is crucial to hide long memory...

Please sign up or login with your details

Forgot password? Click here to reset