An Improved Scheme for Pre-computed Patterns in Core-based SoC Architecture

11/22/2017
by   Elaheh Sadredini, et al.
0

By advances in technology, integrated circuits have come to include more functionality and more complexity in a single chip. Although methods of testing have improved, but the increase in complexity of circuits, keeps testing a challenging problem. Two important challenges in testing of digital circuits are test time and accessing the circuit under test (CUT) for testing. These challenges become even more important in complex system on chip (SoC) zone. This paper presents an improved scheme for generating precomputed test patterns in core based systems on chip. This approach reduces the number of pre computed test patterns and as the result, test application time (TAT) will be decreased. Experimental results on ISCAS89 benchmark circuits show improvement in the number of test clock cycles.

READ FULL TEXT

Authors

page 2

11/22/2017

BILBO-friendly Hybrid BIST Architecture with Asymmetric Polynomial Reseeding

By advances in technology, integrated circuits have come to include more...
11/22/2017

Test Generation and Scheduling for a Hybrid BIST Considering Test Time and Power Constraint

This paper presents a novel approach for test generation and test schedu...
10/23/2020

Learning Assisted Side Channel Delay Test for Detection of Recycled ICs

With the outsourcing of design flow, ensuring the security and trustwort...
11/07/2011

Particle Swarm Optimization Framework for Low Power Testing of VLSI Circuits

Power dissipation in sequential circuits is due to increased toggling co...
12/08/2021

SeaPlace: Process Variation Aware Placement for Reliable Combinational Circuits against SETs and METs

Nowadays nanoscale combinational circuits are facing significant reliabi...
10/15/2019

3D Field Simulation Model for Bond Wire On-Chip Inductors Validated by Measurements

This paper proposes 3D field simulation models for different designs of ...
04/12/2022

AdaTest:Reinforcement Learning and Adaptive Sampling for On-chip Hardware Trojan Detection

This paper proposes AdaTest, a novel adaptive test pattern generation fr...
This week in AI

Get the week's most popular data science and artificial intelligence research sent straight to your inbox every Saturday.