An Exploratory Analysis of Microcode as a Building Block for System Defenses

07/06/2020
by   Benjamin Kollenda, et al.
0

Microcode is an abstraction layer used by modern x86 processors that interprets user-visible CISC instructions to hardware-internal RISC instructions. The capability to update x86 microcode enables a vendor to modify CPU behavior in-field, and thus patch erroneous microarchitectural processes or even implement new features. Most prominently, the recent Spectre and Meltdown vulnerabilities were mitigated by Intel via microcode updates. Unfortunately, microcode is proprietary and closed source, and there is little publicly available information on its inner workings. In this paper, we present new reverse engineering results that extend and complement the public knowledge of proprietary microcode. Based on these novel insights, we show how modern system defenses and tools can be realized in microcode on a commercial, off-the-shelf AMD x86 CPU. We demonstrate how well-established system security defenses such as timing attack mitigations, hardware-assisted address sanitization, and instruction set randomization can be realized in microcode. We also present a proof-of-concept implementation of a microcode-assisted instrumentation framework. Finally, we show how a secure microcode update mechanism and enclave functionality can be implemented in microcode to realize a small trusted execution environment. All microcode programs and the whole infrastructure needed to reproduce and extend our results are publicly available.

READ FULL TEXT

page 4

page 17

research
10/01/2019

Reverse Engineering x86 Processor Microcode

Microcode is an abstraction layer on top of the physical components of a...
research
05/29/2019

Fallout: Reading Kernel Writes From User Space

Recently, out-of-order execution, an important performance optimization ...
research
05/23/2020

Frontal Attack: Leaking Control-Flow in SGX via the CPU Frontend

We introduce a new timing side-channel attack on Intel CPU processors. O...
research
07/24/2022

PMUSpill: The Counters in Performance Monitor Unit that Leak SGX-Protected Secrets

Performance Monitor Unit (PMU) is a significant hardware module on the c...
research
11/13/2018

Towards a hardware-assisted information flow tracking ecosystem for ARM processors

This work details a hardware-assisted approach for information flow trac...
research
09/02/2022

Automatic Detection of Speculative Execution Combinations

Modern processors employ different prediction mechanisms to speculate ov...
research
02/11/2018

MeltdownPrime and SpectrePrime: Automatically-Synthesized Attacks Exploiting Invalidation-Based Coherence Protocols

The recent Meltdown and Spectre attacks highlight the importance of auto...

Please sign up or login with your details

Forgot password? Click here to reset