An Efficient I/O Architecture for RAM-based Content-Addressable Memory on FPGA

by   Xuan-Thuan Nguyen, et al.

Despite the impressive search rate of one key per clock cycle, the update stage of a random-access-memory-based content-addressable-memory (RCAM) always suffers high latency. Two primary causes of such latency include: (1) the compulsory erasing stage along with the writing stage and (2) the major difference in data width between the RCAM (e.g., 8-bit width) and the modern systems (e.g., 256-bit width). This brief, therefore, aims for an efficient input/output (I/O) architecture of RCAM for low-latency update. To achieve this goal, three techniques, namely centralized erase RAM, bit-sliced, and hierarchical-partitioning, are proposed to eliminate the latency of erasing stage, as well as to allow RCAM to exploit the bandwidth of modern systems effectively. Several RCAMs, whose data width ranges from 8 bits to 64 bits, were integrated into a 256-bit system for the evaluation. The experimental results in an Intel Arria V 5ASTFD5 FPGA prove that at 100 MHz, the proposed designs achieve at least 9.6 times higher I/O efficiency as compared to the traditional RCAM.



There are no comments yet.


page 1

page 2

page 3

page 4


A Flexible High-Bandwidth Low-Latency Multi-Port Memory Controller

Multi-port memory controllers (MPMCs) have become increasingly important...

An FPGA-Based Hardware Accelerator for Energy-Efficient Bitmap Index Creation

Bitmap index is recognized as a promising candidate for online analytics...

A distributed memory, local configuration technique for re-configurable logic designs

The use and location of memory in integrated circuits plays a key factor...

SRAM-SUC: Ultra-Low Latency Robust Digital PUF

Secret Unknown Ciphers (SUC) have been proposed recently as digital clon...

The Memory Controller Wall: Benchmarking the Intel FPGA SDK for OpenCL Memory Interface

Supported by their high power efficiency and recent advancements in High...

Accelerating Recurrent Neural Networks for Gravitational Wave Experiments

This paper presents novel reconfigurable architectures for reducing the ...

A Scalable High-Performance Priority Encoder Using 1D-Array to 2D-Array Conversion

In our prior study of an L-bit priority encoder (PE), a so-called one-di...
This week in AI

Get the week's most popular data science and artificial intelligence research sent straight to your inbox every Saturday.