Algorithmic Building Blocks for Asymmetric Memories

06/27/2018
by   Yan Gu, et al.
0

The future of main memory appears to lie in the direction of new non-volatile memory technologies that provide strong capacity-to-performance ratios, but have write operations that are much more expensive than reads in terms of energy, bandwidth, and latency. This asymmetry can have a significant effect on algorithm design, and in many cases it is possible to reduce writes at the cost of reads. In this paper, we study which algorithmic techniques are useful in designing practical write-efficient algorithms. We focus on several fundamental algorithmic building blocks including unordered set/map implemented using hash tables, ordered set/map implemented using various binary search trees, comparison sort, and graph traversal algorithms including breadth-first search and Dijkstra's algorithm. We introduce new algorithms and implementations that can reduce writes, and analyze the performance experimentally using a software simulator. Finally we summarize interesting lessons and directions in designing write-efficient algorithms.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
05/15/2018

Parallel Write-Efficient Algorithms and Data Structures for Computational Geometry

In this paper, we design parallel write-efficient geometric algorithms t...
research
08/02/2019

A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies

Non-volatile memory (NVM) is a promising technology for low-energy and h...
research
01/06/2020

Using CEF Digital Service Infrastructures in the Smart4Health Project for the Exchange of Electronic Health Records

The Smart4Health (S4H) software application will empower EU citizens to ...
research
05/21/2018

Evolving Real-Time Heuristics Search Algorithms with Building Blocks

The research area of real-time heuristics search has produced quite many...
research
03/08/2023

B-Treaps Revised: Write Efficient Randomized Block Search Trees with High Load

Uniquely represented data structures represent each logical state with a...
research
12/21/2018

ChamNet: Towards Efficient Network Design through Platform-Aware Model Adaptation

This paper proposes an efficient neural network (NN) architecture design...
research
02/18/2020

Characterizing Synchronous Writes in Stable Memory Devices

Distributed algorithms that operate in the fail-recovery model rely on t...

Please sign up or login with your details

Forgot password? Click here to reset