Algorithm and VLSI Design for 1-bit Data Detection in Massive MIMO-OFDM

09/04/2020
by   Seyed Hadi Mirfarshbafan, et al.
0

The use of low-resolution data converters in the radio-frequency (RF) chains of all-digital massive multiple-input multiple-output (MIMO) basestations promises significant reductions in power consumption, hardware costs, and interconnect bandwidth. We propose a quantization-aware data-detection algorithm which mitigates the performance loss of 1-bit quantized massive MIMO orthogonal frequency-division multiplexing (OFDM) systems. Since the system performance heavily depends on the quality of channel estimates, we also develop a nonlinear 1-bit channel estimation algorithm that builds upon the proposed data detection algorithm. We show that the proposed algorithms significantly outperform linear data detectors and channel estimators in terms of bit error rate. For the proposed nonlinear data detection algorithm, we develop a very large scale integration (VLSI) architecture and present implementation results on a Xilinx Virtex-7 field programmable gate array (FPGA). Our implementation results are, to the best of our knowledge, the first for 1-bit massive MU-MIMO-OFDM systems and demonstrate comparable hardware efficiency with respect to state-of-the-art linear data detectors designed for systems with high-resolution data converters, while achieving lower bit error rate.

READ FULL TEXT

page 1

page 9

research
08/21/2018

Channel Estimation for One-Bit Massive MIMO Systems Exploiting Spatio-Temporal Correlations

Massive multiple-input multiple-output (MIMO) can improve the overall sy...
research
02/05/2020

ADMM-Based One-Bit Quantized Signal Detection for Massive MIMO Systems with Hardware Impairments

This paper considers signal detection in massive multiple-input multiple...
research
06/27/2023

An Efficient Global Algorithm for One-Bit Maximum-Likelihood MIMO Detection

There has been growing interest in implementing massive MIMO systems by ...
research
01/17/2022

Low hardware consumption, resolution-configurable Gray code oscillator time-to-digital converters implemented in 16nm, 20nm and 28nm FPGAs

This paper presents a low hardware consumption, resolution-configurable,...
research
05/29/2019

Glancing Through Massive Binary Radio Lenses: Hardware-Aware Interferometry With 1-Bit Sensors

Energy consumption and hardware cost of signal digitization together wit...
research
03/29/2019

Robust Data Detection for MIMO Systems with One-Bit ADCs: A Reinforcement Learning Approach

The use of one-bit analog-to-digital converters (ADCs) at a receiver is ...
research
06/10/2021

SignalNet: A Low Resolution Sinusoid Decomposition and Estimation Network

The detection and estimation of sinusoids is a fundamental signal proces...

Please sign up or login with your details

Forgot password? Click here to reset