Advanced profiling for probabilistic Prime+Probe attacks and covert channels in ScatterCache

08/09/2019
by   Antoon Purnal, et al.
0

Timing channels in cache hierarchies are an important enabler in many microarchitectural attacks. ScatterCache (USENIX 2019) is a protected cache architecture that randomizes the address-to-index mapping with a keyed cryptographic function, aiming to thwart the usage of cache-based timing channels in microarchitectural attacks. In this note, we advance the understanding of the security of ScatterCache by outlining two attacks in the noise-free case, i.e. matching the assumptions in the original analysis. As a first contribution, we present more efficient eviction set profiling, reducing the required number of observable victim accesses (and hence profiling runtime) by several orders of magnitude. For instance, to construct a reliable eviction set in an 8-way set associative cache with 11 index bits, we relax victim access requirements from approximately 2^25 to less than 2^10 . As a second contribution, we demonstrate covert channel profiling and transmission in probabilistic caches like ScatterCache. By exploiting arbitrary collisions instead of targeted ones, our approach significantly outperforms known covert channels (e.g. full-cache eviction).

READ FULL TEXT

page 1

page 2

page 3

page 4

research
04/17/2021

Abusing Cache Line Dirty States to Leak Information in Commercial Processors

Caches have been used to construct various types of covert and side chan...
research
02/13/2019

Towards a Better Indicator for Cache Timing Channels

Recent studies highlighting the vulnerability of computer architecture t...
research
05/20/2019

Leaking Information Through Cache LRU States

The widely deployed Least-Recently Used (LRU) cache replacement policy a...
research
09/30/2020

Timing Cache Accesses to Eliminate Side Channels in Shared Software

Timing side channels have been used to extract cryptographic keys and se...
research
06/03/2023

BandwidthBreach: Unleashing Covert and Side Channels through Cache Bandwidth Exploitation

In the modern CPU architecture, enhancements such as the Line Fill Buffe...
research
12/24/2022

Efficiently Hardening SGX Enclaves against Memory Access Pattern Attacks via Dynamic Program Partitioning

Intel SGX is known to be vulnerable to a class of practical attacks expl...
research
12/09/2021

Automated Side Channel Analysis of Media Software with Manifold Learning

The prosperous development of cloud computing and machine learning as a ...

Please sign up or login with your details

Forgot password? Click here to reset